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Abstract
This research is based on the analysis and development of an integrated receiver front-
end module for high gain active antenna systems at the K-band (20GHz). In the design of
conventional satellite receivers (such as reflector antennas), the system is usually specified
by the gain/directivity, gain-to-temperature ratio (G/T) and radiation pattern require-
ments. The challenge in high gain active antenna systems development, in addition to
beam-forming/beam-steering requirements, is to develop transmit/receive modules which
will meet the power, noise and radiation pattern requirements of the conventional antenna.
In order to guarantee an optimal design, it is important to be able to translate the speci-
fications from the system level to the transistor level. The focus is on the development of
a single-channel CMOS-based integrated receiver module.
The G/T requirement is analysed to derive the noise figure and gain specifications
for the low noise amplifier(LNA). An LNA design in 65nm CMOS is demonstrated to
achieve a 2.6 dB noise figure and uses only 7mW of DC power. The digital phased shifter
specifications are studied. The generation of ”quantization lobes” is analysed and used to
estimate the number of bits based on side-lobe level requirements. The design of a 5-bit
digital phase shifter based on quadrature signal modulation and a unique digital control
logic is presented and tested at 20GHz. The phase shifter is shown to achieve < 5.5◦ rms
phase error and > 10 dB input and output return loss between 16 − 21GHz. The effect
of pattern tapering on the side-lobe level is investigated and used to specify the minimum
dynamic range for a variable gain amplifier (VGA). A VGA design is demonstrated to meet
this dynamic range with low phase-frequency variation.
A schematic level design of the proposed single-channel array is studied featuring a
hybrid coupler and switch for polarisation requirements, as well as a low-voltage bandgap
reference circuit. Simulations results verify that the receiver can be used to generate two
hands of polarisation (right and left) with < 1.1 dB axial ratio.
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Chapter 1
Introduction
1.1 Satellite Communication Link
The basic satellite system consists of two segments, the space segment and the ground
segment[1]. The space segment consists of the satellites (Figure 1.1) and their correspond-
ing control station (also known as the Telemetry, Tracking and Command, TT&C, station)
which is responsible for monitoring the satellite in orbit. The station may also provide lo-
cal data services such as backup and security. The ground segment consists of all the
earth stations which communicate with the satellite. These could range from large scale
base-stations with very high gain satellite antennas, to residential/mobile station with very
small aperture antennas (VSAT).
To enable a large number of earth stations to share the satellite communication resources,
various multiple access schemes are employed which include:
• Time Division Multiple Access (TDMA)
• Frequency Division Multiple Access (FDMA)
• Code Division Multiple Access (CDMA)
or a combination of two or more of the above.
1
Figure 1.1: Satellite communication system
1.2 Satellite Communication Services
1.2.1 Classification of Satellite Services
Satellite services are provided through the use of spectrum and orbital resources. As these
two may cause interference with each other and other systems, a regulatory body is nec-
essary. Satellite communication resources are managed and regulated by the International
Telecommunication Union (ITU). Three important satellite services listed in the ITU Radio
Regulation(ITU-RR) are the[2]
• Fixed Satellite Service (FSS)
• Mobile Satellite Service (MSS)
• Broadcast Satellite Service (BSS)
Radio bands are allocated to one or more of the above services and differ with geometric
regions. Under the ITU Radio Regulation the world is divided into three ITU Regions:
• Region 1 covers Europe, Africa, Persian Gulf, former Soviet Union and Mongolia
2
• Region 2 covers Americas, Greenland and eastern Pacific Islands
• Region 3 covers Asia, Iran and it’s eastern borders.
Figure 1.2 shows the Ka/Ku band spectrum allocation for Canada (Region 2). This dis-
Figure 1.2: Ka/Ku band spectrum allocation for satellite services in canada
sertation is focused on a fixed satellite service(FSS) system.
1.2.2 Fixed Satellite Service
The ITU Radio Regulations defines fixed satellite services in a broad manner as[1]
’A radiocommunications service between earth stations at specified fixed points
when one or more satellites are used; in some cases this service includes satellite-
to-satellite links, which may be effected in the inter-satellite service; the fixed
satellite service may also include feeder links for other space radio communica-
tion’
3
Figure 1.3: Geostationary-earth-orbit (GEO) satellites
Fixed Satellite Services links are provided through Geostationary-Earth Orbit(GEO) satel-
lites (Figure 1.3). These satellites keep pace with the rotating Earth, such that, to an
observer on Earth, the satellite in orbit appears stationary[3]. In such a system, the earth
stations do not need to track the satellite’s spot beam and can be built pointing in a
stationary direction at all times. Services provided by FSS include:
• Video Services: Television, Video Distribution, Conferencing...
• Telecom Services: Private Networks, Broadcast, Backhaul...
• Data Services: Data Security, Backup & Restoration...
Earth Stations making use of the FSS service have antenna(s) which could vary between a
few meters to tens of meters in diameter. The former group are referred to as Very Small
Aperture Terminal (VSAT) antennas and have been in a state of rapid development in
commercial satellite communication systems. The size and specification of the antenna is
determined from link budget analysis of the communication link.
1.3 Antennas for VSAT Communications
1.3.1 Link Budget Specification
Link budget analysis is used to estimate the minimum specifications for individual compo-
nents to guarantee a certain quality of service(QoS) in a communication link. Given the
4
received signal power (PR), antenna gain (GR) and transmitter effective isotropic radiated
power (EIRP ), the received signal and noise power at the receiving antenna (see Appendix
A) is given as:
PR[dBW ] = GR[dB] + EIRP [dBW ]− 20log10
(
4pid
λ
)
(1.1)
PN = kTsB W (1.2)
From (1.1) and (1.2), the signal-to-noise ratio (SNR) in dB is:
S
N
= EIRP [dBW ] +GR[dB]− L[dB]− 10log10(kTsB) (1.3)
A term often used to characterize the receiver system is the gain-to-temperature ratio(G/T )
in dB/K [4]. Replacing GR and Ts gives the expression:
S
N
= EIRP [dBW ] +
(
G
T
)
[dB/K]− L[dB]− 10log10(kB) (1.4)
(1.4) is the signal-to-noise ratio at the receiver given the system specification, which in
turn determines the bit error rate (BER)or QoS. (1.4) is the system link budget for com-
munication in free-space.
Uplink Budget
In uplink (see Appendix A), where the transmitter is a VSAT earth station and the receiver
is a satellite. The SNR at the satellite is given as:
S
N
= EIRPV SAT +
(
G
T
)
sat
− L− 10log10(kB) (1.5)
The satellite G/T is fixed and is usually low due to having a relatively large spot beam. The
path loss is determined from the link distance, and fading conditions (rain, multipath,...).
Table 1.1 shows the VSAT link budget specification for Satellite Uplink at the Ka-band.
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Downlink Budget
In the downlink model (Appendix A), the transmitter is the satellite and the receiver is a
VSAT earth station. The link budget equation is given as:
S
N
= EIRPsat +
(
G
T
)
V SAT
− L− 10log10(kB) (1.6)
The EIRP of the satellite is fixed, and the performance of the earth station is characterised
by the G/T value. Table 1.2 shows the receiver specifications for the K-band VSAT satellite
receiver. The axial ratio and cross-polarisation discrimination (XPD) are for polarisation
requirements, while the side-lobe level (SLL) is required to meet noise and interference
specifications.
Table 1.1: Ka-band uplink specification
Specification Value Unit
Modulation Frequency Range 29.5-30 GHz
Bandwidth 100 MHz
Modulation Type M-PSK
Tranmitter Specification EIRP 48 dBW
Transmit Power 3 W
Antenna Specification Gain 40 dBi
Polarisation RHCP/LHCP
1.3.2 High Gain Reflector Antennas
VSAT earth station antennas are commonly associated with medium to high antenna gain
(20 − 60 dBi). Generating radiation patterns with such a high directivity is where the
reflector antenna has found its most use. The reflector antenna has been used in radio
astronomy, medical application and remote sensing after being demonstrated by Heinrich
Hertz[5] for radio band communication.
The reflector antenna is designed from a low gain feed antenna, which radiates on to
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Table 1.2: K-band downlink specification
Specification Value Unit
Modulation Frequency Range 19.7-20.2 GHz
Bandwidth 100 MHz
Modulation Type M-PSK
Receiver Specification G/T 12 dB
Pattern Specification Gain 40 dBi
Polarisation RHCP/LHCP
Axial Ratio < 1.3 (> 20 dB XPD)
XPD > 20 dB
1st Sidelobe Level > 20 dB
nth Sidelobe Level > 30 dB
a reflector that focuses the beam to the receiver. The most common type of reflector
antenna is the parabolic reflector, named for shape of the reflector. A reflector antenna
used for residential VSAT communication and multimedia is shown in Figure 1.4.
The parabolic reflector can be designed to meet various antenna specifications. Consider
the simplified illustration in Figure 1.5. Given a feed antenna with a normalised gain
pattern, Gf (θ
′, φ′), the directivity of the parabolic antennas is given as[6]:
D0 =
(
pid
λ
)2{
cot2
(
θ
2
)∣∣∣∣ ∫ θ0
0
√
Gf (θ′, φ′)tan
(
θ′
2
)
dθ′
∣∣∣∣2} (1.7)
The term in the braces is known as the antenna aperture efficiency, and is less than 1:
ap = cot
2
(
θ
2
)∣∣∣∣ ∫ θ0
0
√
Gf (θ′, φ′)tan
(
θ′
2
)
dθ′
∣∣∣∣2 (1.8)
So, the maximum directivity is given as:
D0,max =
(
pid
λ
)2
= Aph
4pi
λ2
(1.9)
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Figure 1.4: Reflector VSAT antenna (Courtesy of iNetVu R©)
where Aph is the physical area of the antenna. For example, to generate > 40 dBi gain at
20GHz, the diameter of the antenna needs to be at least 0.5m. The polarisation, side-lobe
levels and bandwidth are determined from the radiation pattern of the feed antenna which
also sets the aperture efficiency as shown in (1.8).
1.3.3 Antenna Arrays
Antenna arrays have been a subject of study and design for more than a century. The
development of antenna arrays and array theory dates back to early works by Friis[7],
Schelkunoff[8], Hansen and Woodyard[9], and many other contributors. Fundamental array
theory shows that when N isotropic antenna elements are placed with a spacing, dx from
each other(Figure 1.6), and fed uniformly, the overall pattern has a maximum directivity[6]:
D0 = 2N
dx
λ
(1.10)
This shows that, radiation patterns with high directivity can be realized by using antenna
arrays with large number of elements. In terms of the physical size of the antenna, it can
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Figure 1.5: Parabolic reflector radiation pattern
be shown that for a 2-dimensional array with N2 elements, where the length of one side is:
L = (N − 1)dx (1.11)
the directivity is the product of two linear directivity factors from (1.10):
D0 ≈ D0xD0y =
(
2
L
λ
)2
= Aph
4
λ2
(1.12)
Comparing (1.9) and (1.12), a large rectangular array can be used as an alternative to attain
high gain radiation patterns. Other pattern characteristics are synthesized by varying the
characteristics of the antenna elements, such as:
• spacing
• excitation phase and amplitude
• radiation pattern
• polarisation
Another added advantage of the array antenna is the ability to beam-steer[10]. By adding
a progressive phase variation between elements, the direction of the main lobe can be
steered electronically. This is especially useful for tracking received signals in time varying
environments.
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Isotropic Elements
Figure 1.6: Linear array of isotropic antenna elements
1.4 Thesis Objective
Antenna array systems with electronic beam-steering and beam-forming provide a means of
optimizing the satellite communication link margin in situations where physical movement
of the antenna module either does not provide enough resolution, or is impractical. When
used in a feedback control loop, these smart antennas are capable of adaptively beam-
forming to maximize the received signal and minimize interferences[6]. Smart antennas for
automotive radar and communication has been the topic of research and development for
over a decade, [11, 12, 13], but a number factors have made the design of such antenna
systems very challenging:
• complex transceiver circuits and systems
• power consumption / low efficiency of circuits
• Size
• computation complexity (for adaptive beam-forming)
The first three bullet points relate to the circuits required for gain and phase variation. At
microwave frequencies, low noise amplifiers, variable gain amplifiers/attenuators with low
phase distortion and high resolution phase shifters are challenging to design. These circuits
increase cost and power consumption, which would scale in applications where hundreds
to thousands of these components are required. As a result, over-specifying components
becomes unaffordable in low-cost antenna development. However, specifications for smart
antennas are adapted from the specifications for conventional antennas[4]. These usually
relate to properties of the radiation pattern as shown in Table 1.1 and 1.2, which have to
be translated to the performance requirements of various sub-systems and components of
the smart antenna.
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The objective of this dissertation is to investigate the design of an integrated circuit
front-end receiver module in CMOS, capable of variable gain and phase control. The intent
is to use this front-end module in a low cost VSAT active antenna. When used in a large
array, the receiver modules will be able to meet the downlink requirements listed on Table
1.2, as well as provide beam-forming capabilities (Figure 1.7).
.
.
.
Electronic Beam Steering Receiver
OUTPUT
Antenna 
Elements
Variable 
Gain 
Amplifiers
Phase 
Shifters
Figure 1.7: Electronic beam-steering receiver
The dissertation will cover the system and circuit level specifications, then present
a design of major circuit components. Each chapter will introduce the system level re-
quirements and design implication of each device, then translate them to transistor level
specifications. A potential design will be presented based on these requirements accom-
panied by simulations and/or measurement results. The final chapter will then present a
system level simulation of a single receiver channel and it’s implications on the radiation
pattern.
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Chapter 2
Low Noise Amplifiers
2.1 System Noise Considerations
In the introductory chapter, the gain-to-temperature ratio (G/T) of the receiving antenna
was introduced as a critical element in specifying the downlink budget. The G/T of a
receiver is given as:
G/T =
GA
Tsys
(2.1)
where GA is the antenna gain and Tsys is the equivalent noise temperature of the sys-
tem which consists of the antenna temperature (Ta) and the noise temperature of the
feed-network (Tf ) due to losses. In active antenna applications, the active and passive
beam-forming components also contribute to the overall system temperature.
Consider the antenna array system model in Figure 2.1. Each antenna element has a gain,
Ga, with an equivalent antenna temperature, Ta. It is connected to a low noise ampli-
fier(LNA) having a gain, GLNA, through a feednetwork with loss, Lf . The beam-forming
network contains the phase shifting element for beam-steering, and gain adjustment cir-
cuits for tapering. Grouping all the components besides the antenna gain as Gact, the
overall Gain on the n-th channel, Gn, is:
Gn = GaGact,n (2.2)
To include the effect of tapering, the individual active channel gains, Gact,n, can be nor-
malised to a nominal element gain Gact such that:
Gact,n = Gact
1
Ln
(2.3)
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Figure 2.1: Active antenna model for noise consideration
where Ln represents the tapering factor on channel n. If Ui is the received signal amplitude
per element, the total power gain at the output is given as:
G =
Uo
Ui
= GaGact
( N∑
n=1
ejφn
√
1
Ln
)2
(2.4)
For the overall noise, let Tn be the average equivalent noise temperature for each chan-
nel:
Tn = Ti + To[F − 1]
= Ti + To
[
Lf + Lf (FLNA − 1) + Lf
GLNA
(FBFN,n − 1)− 1
]
(2.5)
if the following assumptions are made
1. the LNA is the only ”gain element”,
2. the beam-forming network is the only source of tapering in the channel,
it is shown in [14] that the G/T of the antenna array is given as:
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GT
=
NGaηap
Ti + To
[
LfFLNA +
LfLBFN
GLNA
N∑N
n=1(1/Ln)
− Lf
GLNA
− 1
]
(2.6)
where ηap is the aperture efficiency given as[15]:
ηap =
(∑N
n=1 e
jφn
√
1
Ln
)2
N
∑N
n=1
(
1
Ln
) (2.7)
To highlight the importance of Equation (2.6), consider a case where the low noise amplifier
is absent. In (2.6), GLNA = 1 and FLNA = 1, thus the G/T is:(
G
T
)
no LNA
=
NGaηap
Ti + To
[
LfLBFN
N∑N
n=1(1/Ln)
− 1
]
(2.8)
This shows that the G/T of the receiver is not only affected by the loss in the beam-forming
network, but is also reduced by the effect of tapering (note that:
∑N
n=1(1/Ln) ≤ N ). Now,
consider the case where the LNA gain is much higher than the loss of the feed-network and
tapering, then the G/T becomes:(
G
T
)
HighGLNA
≈ NGaηap
Ti + To
[
LfFLNA − 1
]
(2.9)
So, to desensitize the system noise performance from the effect of tapering and loss of the
beam-forming network, a sufficiently large LNA gain is required. In this case, the G/T is
becomes independent of the LNA gain, but can still be increased by:
1. Increasing the number of elements and/or the aperture efficiency
2. Increasing the gain of each antenna element
3. Minimizing the feed loss
4. Minimizing the LNA noise figure
To illustrate this, the system under consideration has 4000 antenna elements, each with an
antenna gain of 6 dB. Assuming an antenna temperature of 290K, a feed loss of 2.1dB and
the LNA has a fixed noise figure of 3dB, the system G/T is plotted in (2.2) for different
Beam-Forming Network losses (which incorporate tapering effect). To achieve a G/T of
12 dB and desensitize the effect of the beam forming network, an LNA gain greater than
27dB is required.
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Figure 2.2: Effect of the LNA gain on the system’s G/T
2.2 High Frequency Cascode CMOS Amplifiers
CMOS transistors are employed in the design of low frequency circuits, the most common
being the operational amplifier [16, 17]. These circuits are built from transistors operat-
ing at frequencies ranging from DC to a few megahertz. Op-Amps are characterized by
high voltage/current gain (> 60 dB), wideband characteristics, and typically consists of
numerous transistor stages. In contrast, high frequency circuits employ transistors oper-
ating closer to their unity gain frequency, fT . They are characterized by low to moderate
voltage/current gain (< 40dB), narrower bandwidth and increased power consumption.
The moderate transistor gain necessitates impedance matching to maximize the power
transferred between circuit stages. Figure 2.3 shows the current gain of a 65nm transistor,
identifying the low frequency and high frequency regions. The 20GHz operating region is
just a decade below the transistor’s fT .
2.2.1 Cascode Amplifier Analysis
Due to the feedback capacitor, Cgd, it can be shown that the common-source amplifier
exhibits negative resistance for inductive loads at lower frequencies(see Appendix B), which
is a typical bias termination in high frequency amplifier. The cascode(Figure 2.4a) on the
other hand is shown to be a more stable alternative as an amplifier.
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Figure 2.3: Current gain ( id
ig
) of NMOS transistor in 65nm technology (fT ≈ 290GHz)
Gain Performance
The power gain for a general amplifier is given as:
Gmax = |H21|2 Ro
4Rs
(2.10)
where H21 is the current gain of device, Rs is the resistance of the source generator and Ro
is the output resistance of the device. The common-gate transistor increases the output
impedance of the cascode by a factor, (gm2ro2 + 1) higher than the the common-source
amplifier (Figure 2.5a). The transconductance of the common-source transistor(M1) is
given as:
gm1 ≈
{ √
2µnCox
W
L
ID[1 + λ(VDS − (Vgs − Vt))] (Vgs − Vt) << EsatL
µnCox
2
WEsat[1 + λ(VDS − VDS,sat)] EsatL << (Vgs − Vt).
(2.11)
In velocity saturation, the transconductance scales linearly with VDS, and is almost inde-
pendent of the drain current. In the cascode configuration, the diode connected transistor,
M2, will add a significant voltage drop, leading to a lower VDS in M1, and resulting in a
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Figure 2.4: Cascode LNA Configuration and small-signal model
(a) Output Resistance (b) Current Gain
Figure 2.5: Current gain and output resistance of a common-source and cascode amplifier
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lower transconductance compared to the common-source configuration.
The effective transconductance of the cascode is given as[18]:
gm,casc = gm1
(
1− 1
(gm2ro1 +
ro1
ro2
)( 1
1+jωCgs2ro1
)
)
(2.12)
and gm,casc ≤ gm1. The frequency term in the denominator of (2.12) causes a first-order
roll-off at f > 1
2piCgs1ro1
, which affects designs at frequencies close to the transistor’s fT .
Inductive elements placed in shunt/series at the drain-source terminal create higher order
responses leading to ”gm-boosted” amplifiers at high frequencies[19]. To maximize the gain,
the common-gate device must be size large enough to minimize the drain-source voltage
drop and as well maximize the small signal output resistance.
Noise Performance
The common-gate transistor has a significant impact on the noise figure of the cascode.
Consider the noise equivalent circuit of the cascode configuration in Figure 2.6.
Cgs1
ro12 1ndi
2
2ndi
2
oi
Cgs2
Rg 2
nRgv
2
1ngi
Figure 2.6: Small signal model of a cascode amplifier with channel noise sources
Since the channel noise sources are uncorrelated, the equivalent input voltage source is
the rms-sum of the two noise sources. Referring the output noise current from i2nd1 back
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to the input, the equivalent input voltage noise is given as:
v2nd1 =
i2nd1
|g2m,casc|
(
ro1
ro1 + ro2
)2
(2.13)
Referring i2nd2 back to the input:
v2nd2 =
i2nd2
|g2m,casc|
(2.14)
Where gm,casc is the effective transconductance of the cascode configuration (2.12). The
overall voltage noise is:
v2ni =
4kT
|gm1Kcasc|2
(
γ1gd0,1
(
ro1
ro1 + ro2
)2
+ γ2gd0,2
)
(2.15)
where Kcasc =
(
1 − 1
(gm2ro1+
ro1
ro2
)( 1
1+jωCgs2ro1
)
)
, is the gm which is less than 1 and gd0 is
the common-source transconductance at VDS = 0 [20]. It is guaranteed that the common-
gate transistor adds to the overall noise figure of the cascode compared to a common-source
amplifier. As previously mentioned, the common-gate transistor create a large voltage drop
and severely lowers the VDS of the common-source transistor. The effect of VDS on gm is
very pronounced in sub-micron transistors which in-turn impacts the noise performance.
If the size of M2 is increased, then VGS,2 becomes smaller and gm1 increases, decreasing
the overall noise figure. However, if M2 is too large, then ro2 decreases and the noise
contribution of the first term in the parentheses starts to dominate.
The minimum noise figure is plotted against the width of M2 at 20GHz in Figure 2.7. For
this amplifier, the lowest noise figure is obtained when the common-gate device is 55um.
Input Matching and Matching Network
It is required that the amplifier is impedance or noise matched to an off-chip Antenna
element. Neglecting the parasitic resistances at the gate (from poly-silicon and contacts),
the input admittance of the common-source transistor is given as (see Appendix B):
Gin = ω
2C2gdRL
(
1−QL gm
ωCgd
)
Bin = ωCgs + ωCgd(1 + gmRL + ωCgdXL)
(2.16)
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Figure 2.7: Minimum noise figure variation with the width of the common-gate device
where QL is the quality factor of the load. Note that the ”load” in this equation is the
impedance looking into the source of the common-gate stage. The quality factor of the
input is expressed in admittance terms as:
Qin,p =
Bin
Gin
=
Cgs + Cgd(1 + gmRL + ωCgdXL)
ωC2gdRL
(
1−QL gmωCgd
)
(2.17)
The quality factor approaches infinity at low frequencies and, from the term in the denom-
inator, monotonically decreases as the frequency increases (Figure 2.8).
The series resistance in most cases is much less than 50Ω and needs to be transformed
to higher impedances by a matching network. Two basic matching networks capable of
this transformation are shown in Figure 2.9. The noise figure of the shunt element con-
tributes to the equivalent input current noise (open circuit input), while the series element
contributes to the equivalent input voltage noise. The equations for the equivalent input
voltage and current noise is:
vi,n
2 = 4kTRMs
ii,n
2
=
4kT
RMp
(2.18)
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Figure 2.8: Quality factor of the cascode transistor
RMs and RMp are the series and parallel equivalent losses of the series and shunt element
respectively. The choice of what element to place in shunt or series is strongly dependent on
the quality factor of the components at the required frequency. Below the millimeter wave
frequency (30GHz), capacitors will have a higher parallel quality factor than inductors
(large RMp)[21], and Figure 2.9a is shown to be a more suitable choice for matching. At the
millimeter wave bands, the quality factor of inductors become comparable (or even higher)
than capacitors[22], making Figure 2.9b a more suitable choice in some configurations[23].
Transistor Sizing for Input and Noise Matching
The series input impedance and quality factor of the cascode amplifier is plotted against
the current density for a fixed drain current and varying width in Figure 2.10.
The plot shows that the quality factor decreases with decreasing drain current, but below
100uA, there is a sharp increase in the noise figure. The transistor’s fT also decreases
sharply around this region. One advantage of a low Q input impedance is that it leads to
a wider bandwidth. However, it will be shown that the Q of the input also has an effect on
the circuit’s noise performance. Gonzalez[24] had shown that for impedance matching, the
quality factor of the driven impedance looking into the load, must be equal to the quality
factor looking towards the source terminal. Consider the matching network in Figure 2.11,
ignoring the Cm term, for Qs = Qin, the required inductance is, Lm ≈ RsQinω . Thus, the
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Figure 2.9: Impedance tranformation networks for Re(Zin) < RS
(a) Input resistance and reactance (b) Input Quality Factor and NF-min
Figure 2.10: Transistor parameters vs current density (constant current, varying width)
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inductance is proportional to the input quality factor.
On chip passive components are very lossy (low Q). At 20GHz, the inductors have a
Rs
Rin
CinLm
Cm Qs=Qin
Figure 2.11: The unloaded-Q of a conjugately matched network
quality factor ranging from 8-20, depending on the size of the inductor. A high-Q matching
network requires a large series inductor at the gate, LG, which will contribute noise from
it’s winding resistance. One way to lower the quality factor of the common-source stage
while minimizing the noise degradation is to apply a source inductor, LS. The approximate
input impedance (ignoring Cgs) is given as[25]:
Zin ≈ ωTLS − j
( 1
ωCgs
− ωLS
)
(2.19)
where the input is predominantly capacitive ( 1
ωCgs
>> ωLS). The input quality factor is:
Qin =
1
ωCgs
− ωLS
ωTLS
(2.20)
which decreases as LS and Cgs increases. However, the effective transconductance of the
cascode:
g′m,casc ≈
gm,casc
1 + jωLsgm,casc
(2.21)
decreases as LS increases, increasing the input referred noise. The source inductance should
be chosen carefully along with the transistor size to minimize the quality factor with little
gain degradation. Figure 2.12 is a plot of the input quality factor at 20GHz, when a 80 pH
source inductor is added, cutting the Q by half.
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(a) Input resistance and reactance (b) Input quality factor and NF-min
Figure 2.12: Transistor parameters vs current density (constant current, varying width) with inductive
degeneration [LS = 80 pH]
2.3 20GHz Low Noise Amplifier Design in 65nm CMOS
2.3.1 Overview of the Architecture
In this section, a low noise amplifier design is presented to meet the active antenna G/T
requirements. In the system noise study, it was stated that for a 2.1 dB feed-loss, an LNA
with 3 dB Noise Figure requires a gain > 27 dB to desensitize the effect of tapering. From
the fT/fmax/NFmin plots in Figure 2.13, a 160GHz fmax is achievable. At 20GHz, the
Maximum Available Gain in dB is given as:
Gmax ≈ 20log
(fmax
f
)
= 18 dB
(2.22)
This leaves a lot of room for a 2-stage design. The first stage is biased for low noise and
wide bandwidth, while the second stage is biased for high gain and linearity. The overall
noise figure for the two stages is given from Friis’ Formula:
FLNA = Fstg1 +
Fstg2 − 1
Gstg1
(2.23)
Depending on the noise figure obtained in the first stage, the noise requirements of the
second stage can be relaxed by the gain of the first stage. The block diagram illustration of
the two-stage LNA is shown in Figure 2.14. The transistors in the first stage will be sized for
low-Q input matching, lowering the loss (and added noise) of the input matching network.
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Figure 2.13: fT , fmax and NFmin at 20GHz for TSMC 65nm CMOS technology
The interstage matching network provides conjugate matching between the output of the
first stage and input of the second stage. The output matching interfaces with a 50Ω
output load.
The design is required to meet a −30 dBm input compression point. Stage 2 will be biased
at higher current density (for higher gain) and higher drain current (increased linearity).
2.3.2 Schematic Level Design
A simplified schematic of the LNA is shown in Figure 2.15 utilizing the cascode topology
for both stages. Allocating 2.8mA as the drain current for the first stage, the common-
source transistor is sized at 70µm and degenerated with a 50 pH source. This results
in a 40uA/µm current density and an input quality factor of ≈ 3. The very low input
quality factor reduces inductance required for matching. The common-gate transistor size
is determined by plotting the width against the minimum noise figure (Figure 2.16), from
which 60µm is chosen after compensating for parasitic effects.
The second stage transistor is biased with 3mA drain current, a little higher than the first
stage to meet linearity requirements. The width is chosen for a 60uA/µm current density
with a Gmax > 16 dB at 20GHz. The interstage-matching network is designed to provide
conjugate impedance between the two stages stage, where the 0.6nH inductor increases
the matching bandwidth.
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Figure 2.14: Two-stage LNA block diagram
2.3.3 Stability Considerations
Two Port Stability Analysis
Rigorous stability analysis would involve studying all the feedback loops and determining
the negative resistance nodes for all load and source impedances. However it is sufficient
to ensure that each stage of the amplifier is unconditionally stable under all operating
conditions. In microwave analysis, the Rollet Stability Factor, K, is used[24]:
K =
1− |S11|2 − |S22|2 + |∆|2
2|S12S21|
∆ = S11S22 − S12S21
(2.24)
A necessary and sufficient condition for unconditionally stable devices is:
K ≥ 1
∆ < 1
(2.25)
The shortcoming of this analysis is that it assumes that all feedback loops are at the input
and output terminals. As such, the effect of internal feedback loops in the circuits are
not accounted for. This analysis is best suited to single-stage analysis. For multi-stage
designs, each stage can be analysed for unconditional stability separately, ensuring that the
loading between stages does not cause instability. Stability analysis for the common-source
amplifier(see Appendix B) shows that high-Q loads and large transconductance, coupled
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Figure 2.15: Simple two-stage LNA schematic
with feedback leads to potential instability. Although detrimental, parasitic resistances
in the passive network (especially at the gate and drain) help de-Q the load and improve
the stability factor. Stability analysis is performed over process, voltage and temperature
variation throughout the design process.
Common-Gate Transistor Stability
The common-gate transistor has two potential sources of instability. If the gate terminal
sees a parasitic inductance the wiring and the supply network Figure 2.17a), LGp, consid-
ering only the gate-source capacitance, the admittance looking into the source terminal is
given as:
Yin =
gm
1− ωCgsLGp + j
ωCgs
1− ωCgsLGp (2.26)
The denominator term creates negative conductance at high frequencies. Also, looking
into the gate terminal, the source terminal is terminated by parasitic capacitances (from
the common-source drain) and the drain-to-source resistance, ro(Figure 2.17b). Taking
the case of ro→∞, the impedance looking into the gate terminal is:
Zin =
−gm
ω2CSpCgs
− j
( 1
ωCgs
+
1
ωCSp
)
(2.27)
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Figure 2.16: Noise figure at 20GHz with varying common gate transistor width
Which shows a negative resistance at all frequencies. Generally, ro is small enough to damp
the negative resistance, but there can be cases where this node sees a high impedance(for
example during turn-on), in which case noise from the supply could push the circuit into
oscillation. The schematic in Figure 2.17c is a modification to correct both sources of
instability. Rstab is a large resistor that negates the negative conductance due to parasitic
inductance along the gate terminal. It also dampens any noise from the supply. Cstab is
used to provide an AC-ground as well as supply filtering.
2.3.4 Inductors and Interconnects
All passives are implemented on-chip. Large inductors are implemented with metal (spi-
rals). The process development kit contains inductor models measured and validated up
to 40GHz. The back-end features 9 metal layers with a thick 3.4µm top metal layer for
interconnects. The inductor’s width, turn and spacing are chosen to maximize the qual-
ity factor. The 50 pH source inductance is implemented with a high-Q microstrip line.
Microstrip lines with very small electrical lengths (βl << λg
4
), can be approximated as a
quasi-lumped element [26]. Consider the equivalent short circuit representation in Figure
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Figure 2.17: Unstable common-gate Ccnfiguration (a) and (b). Nullifying the inductance and
feedthrough (c).
2.18b. From transmission line theory:
Y11 =
1
Zin
∣∣∣∣∣
S.C.port2
=
1
jZ0tan(βl)
≈ 1
jZ0βl
(2.28)
The equivalent inductance per unit length is given as:
L′eq =
Z0
vp
(2.29)
The quasi-lumped microstrip inductance is ideally constant with frequency. In reality,
Z0 ≈
√
R
j2pifC
, and decreases with frequency until it approaches the corner frequency where
Z0 =
√
R+j2pifL
G+j2pifC
. The microstrip line inductor is illustrated in Figure 2.19. The top metal
(Metal 9) in the process is used as the signal, while the bottom metal (Metal 1) is used
as the ground plane which is patterned to suppress eddy currents [27]. Microstrip lines of
different widths and length were simulated and extracted. A 2µm line has an inductance
per unit length of 0.5 pH/µm. A 95µm stripline was implemented as the source inductor
for both stages with a Q of 4.5.
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Figure 2.18: Equivalent quasi-lumped inductor element
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Figure 2.19: Stripline inductor element
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Figure 2.20: Inductance and quality factor of the microstrip line.
2.3.5 Simulation and Measurements
The complete 20GHz LNA schematic is shown in Figure 2.21. The bias circuit uses a
100µA reference current to set the gate voltage. Thin (0.4µm) p-type poly-silicon resistors
are used to feed the gate bias voltage. Input and output matching capacitors are absorbed
along with the pad capacitor. All RF pads and interconnects were EM-simulated in the
ADS R© Momentum simulator with grounding and shielding. The active die area occupies
600× 400µm2 without pads and 700× 550µm2 including pads.
The fabricated circuit was measured with on-wafer probing (illustrated in Figure 2.22).
Figure 2.23a-2.23b are the measured and simulated S-parameters from 15GHz to 25GHz.
The LNA has > 27 dB gain from 19−21GHz. The input return loss suffered a 1GHz fre-
quency shift due to diodes added at the last minute to meet antenna rules. The Noise Figure
has not been measured, but the simulated noise figure is plotted in Figure 2.23e achieving
2.6 dB at 20GHz. The measured input-referred 1dB compression point is −28 dBm.
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Table 2.1: Design and performance summary of the 20GHz LNA
Parameters Results
Design Summary Technology 65nm CMOS
Stages 2
Die Area 700× 550µm2 (with pads)
Power Voltage 1.2V
Current 5.8mA (2.8mA Stage 1, 3mA stage 2)
Power Consumption 7mW
Small-Signal Center Frequency 20GHz
Frequency Range 19− 21GHz
Gain 29 dB
Input Return Loss 10 dB
Output Return Loss 12 dB
Reverse Isolation > 40 dB
Noise Figure 2.6 dB
Large Signal Input P − 1dB −29 dBm
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1.2 V
*60f
0.9n
0.42n
120f
0.6n
0.53n 90f
*85f
70 um
60 um
50 um
58 um
50p 50p
IN
40k
0.8p
40k
0.8p
0.4 V
0.42 V
S
G
G
OUTS
G
G
400f
*Absorbed with the pad
100u 100u
Figure 2.21: Complete 20GHz LNA schematic
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DUT
VDD and GND
BIAS and GND
To Network Analyzer
To Network Analyzer
GSG
Probe
DC Probes
DC Probes
Port 2
GSG
ProbePort 1
(a) Probe setup
(b) Micrograph
Figure 2.22: Measurement setup and chip micrograph
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(a) Gain (b) Input Reflection
(c) Output Reflection (d) Reverse Transmission
(e) Noise Figure (f) Gain Vs Input Power
Figure 2.23: Simulated and Measured results for the 20GHz Low Noise Amplifier
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Chapter 3
Phase Shifters
3.1 Phase Shifter Requirements
3.1.1 Digital and Continuous Phase Shifters
By applying a progressive phase-shift, ∆φ, between array elements, it is possible to steer
the main beam in a direction, θ0, away from the antenna bore-sight (0
◦). This is known as
beam-steering, and the relation is given by the equation:
∆φ =
2pi
λ
d sin(θ0) (3.1)
where d is the distance between elements, and λ is the wavelength. The progressive phase
shift is applied using a phase shifter as part of the beam-forming network. Phase shifters
are implemented in one of two ways:
1. Continuous phase shifters
2. Digital phase shifters
Continuous phase shifters, such as [28, 29, 30], can be configured to provide a continuous
phase shift value using an analog input control signal (like a DC voltage). They are capable
of phase shift and pattern beam-steering with infinite precision. Thus, the array pattern
does not suffer from the effects of phase quantization errors, which will be discussed later.
Some analog phase shifters however, exhibit non-linear responses to the voltage control
signal making it difficult to implement in a control loop. In addition, some implementations
(like the BST based phase shifter[30]) require a large control voltage range (> 20V ), which
36
. . .
0 0 0 0
. . .
NΔΦ  ΔΦ 2ΔΦ 3ΔΦ 
θ 
Figure 3.1: Illustration of beam-steering using elements excited by a progressive phase
is undesirable for integration and low-voltage applications.
Digital phase shifters [31, 32, 33] are capable of providing quantized phase shift values from
a digital word input. An Nb-bit digital phase shifter has 2
Nb phase states with a progressive
phase step:
∆φs =
2pi
2Nb
(3.2)
Digital phase shifters are designed for fixed phase shift values with < 1
2
∆φs uncertainty.
Unlike continuous phase shifters, they are not subject to phase errors due to non-linearity
between the phase shift and the control signal. They are easier to integrate with mixed-
signal integrated systems, and in a lot of cases, can work in very low voltage applications.
The adverse effect of digital phase shifter implementations are that they lead to quantiza-
tion errors in the progressive phase. In the next section, it will be shown that this generates
parasitic quantization lobes.
3.1.2 Effect of Phase Quantization
Consider an N -element linear array with a required progressive phase shift, ∆φ, between
elements. This phase shift generates a main beam pointing in the u0 = sin(θ0) direction.
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Ideally, the normalised far-field pattern is given as:
F (u) =
1
N
N−1
2∑
n=−N−1
2
ejn(
2pi
λ
d u0−∆φ). (3.3)
Assume digital phase shifters with phase steps ∆φs are implemented at the transmitter.
If the required progressive phase shift is equal to the phase step of the phase shifter(i.e.,
∆φ = ∆φs), then the field pattern will be the same as (3.3). In a case where ∆φ ≤ ∆φs,
the actual phase shift applied to each element will be rounded off to the nearest phase
state. Mailloux [34] showed that the result is an equivalent field pattern generated by m
sub-arrays with M elements each, where N = m · M . These unwanted sub-arrays are
groups of elements that have a phase progression equal to the quantized phase shift, ∆φs
and are spaced, (M × d) apart. Since (M × d) is likely to be several wavelengths long, the
sub-arrays will generate a number of quantization lobes in a direction, θq, set by:
θq = sin
−1
(
∆φs
kMd
)
. (3.4)
The quantization lobe level is the difference between the gain at the peak of the quantization
lobe and the main beam. The overall antenna pattern can be represented as by the product
of the gain pattern due to the M elements in the sub-array(Fsa), and the array factor of
the m sub-arrays(AFsa) which create these quantization lobes.
F (u) = AFsa(Z)Fsa(z)
F (u) =
{
1
m
m−1
2∑
p=−m−1
2
ejp(
2pi
λ
Mdu0−∆φ)
}{
1
M
M−1
2∑
q=−M−1
2
ejp(
2pi
λ
d u0−∆φs)
}
(3.5)
To illustrate this, consider a 3-bit phase shifter which can provide progressive phase shifts
with 45◦ phase steps. Assuming that this phased shifter is used in an application that
requires a progressive phase of 15◦, as shown in Figure 3.2b, sub-arrays of size M = 3
will be formed due to quantization. The effect on the intensity pattern for a linear array
consisting of N = 30 elements is shown in Figure 3.2c. The main quantization lobes
generated from the second term of (3.5) are at U = −0.5, 0.85. Such a system, if used
as a transmitter, will violate side-lobe level requirements, and if used as a receiver, will
introduce noise and interference into the channel.
It turns out that this example presents a worst-case quantization lobe level, since the sub-
arrays generated from the quantization error are correlated. This occurs when the desired
phase shift is an integer multiple of the phase shifter’s phase step.
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(a) continuous phase progression
5 5 5 11 11 11 16 16 16
d Md
Sub-Array
(b) 3-bit quantized phase progression
(c) beam intensity pattern in the u-space
Figure 3.2: Effect of phase quantization on the intensity pattern
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So for the worst case, the sub-arrays are formed from M = ∆Φs
∆Φ0
uniform elements spaced
d apart, and the sub-arrays are spaced Md apart. Work done initially by Miller[35] and
then followed by Mailloux[34] used this assumption to derive the quantization lobe level:
QL(dB) = −20log
[
1
Msin((p+ 1
2Nb
) pi
M
)
]
+ 9.94− 6.02Nb (3.6)
where Nb is the number of bits of the digital phase shifter and p = ±1,±2, ... is the index
of the quantization lobes in the visible region of the radiation pattern. The lobe will point
in the direction corresponding the ∆φs phase in u space:
uQL = sin(θQL) =
λ
2pid
∆φs (3.7)
Figure 3.3 shows that the quantization lobes can be as high as −4 dB for small values of M .
Thus, for satellite communication systems, it is important to have beamforming algorithms
which can maximize the number of sub-array elements by applying uncorrelated phase shift
values to the elements. For large values of M , the upperbound for the quantization lobe
level is estimated as:
Figure 3.3: Quantization lobe level
QL(dB) < −20logM + 9.94− 6.02Nb (3.8)
Using Figure 3.3, the number of bits for the phase shifter can be chosen based on transceiver
requirements. To meet > 30 dB side-lobe level (SLL), a 5-bit phase shifter is required.
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3.2 Vector-Sum Active Phase Shifter
3.2.1 Theory of Operation
Vector-sum phase shifters are a popular implementation of digital phase shifters in inte-
grated circuits[36, 37, 38]. The vector-sum phase shifter creates phase variation by combin-
ing an in-phase and quadrature-phase version with varying weights. Figure 3.4 is a block
diagram illustration. Given an input signal, Vi, the quadrature generator will generate an
in-phase (ViI) and quadrature-phase (ViQ) version of the original signal, where:
ViI =
1√
2
Vi e
jθ0
ViQ =
1√
2
Vi e
j(θ0+90◦)
(3.9)
It should be noted that it is only required that ViQ be 90
◦ out of phase with ViI , and thus,
the phase with respect to the input (θ0) can be arbitrary.
Quadrature 
Generator
0o
90o
VoI
VoQ
Vi Vo
ViI
ViQ
Gi
GQ
Figure 3.4: Vector-sum phase shifter block diagram
Each signal is amplified by variable gain amplifiers, GI and GQ, to produce VoI and
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VoQ respectively. The two signals are summed to produce a final output signal, Vo:
Vo = VoI + VoQ
Vo = GIViI +GQViQ
Vo =
(
1√
2
GI e
jθ0 +
1√
2
GQ e
j(θ0+90◦)
)
Vi
(3.10)
(3.10) can be written in matrix form as:
Vo =
[
1√
2
GI e
jθ0
1√
2
GQ e
j(θ0+90◦)
]
V i (3.11)
The magnitude of the output is the vector sum of the in-phase and quadrature-phase
components,
|Vo| =
√(
1√
2
GI ejθ0
)2
+
(
1√
2
GQ ejθ0
)2
|Vi|
|Vo| = 1√
2
[√
G2I +G
2
Q
]
|Vi|
(3.12)
Similarly, the phase is:
∠Vo = tan−1
( 1√
2
GQ
1√
2
GI
)
+ θ0 + ∠Vi
= tan−1
(
GQ
GI
)
+ θ0 + ∠Vi
(3.13)
From (3.13), the relative phase of the output can be controlled by varying the gains, GI
and GQ:
φ = tan−1
(
GQ
GI
)
(3.14)
However, (3.12) shows that there is a relative gain dependency with GI and GQ. For
a constant gain, the choice of GI and GQ must be restricted such that the vector-sum
traverses a unit circle.
From the unit circle properties, to produce a given output phase, φ, the required gains
are:
GI = Gocos(φ)
GQ = Gosin(φ)
(3.15)
where Go is an arbitrary constant gain factor.
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Figure 3.5: Unit circle illustation of the vector-sum magnitude/phase control
3.2.2 Error in the Quadrature Generator
The quadrature generator is required to generate equal magnitude terms, ViI and ViQ
which are 90◦ out of phase. Consider a quadrature generator with magnitude error, ∆Gq
and phase error, ∆φq. Using ViI as a reference, from (3.9), the output of the quadrature
generator is:
ViI =
1√
2
Vi e
jθ0
ViQ =
1√
2
∆GqVi e
j(θ0+90◦+∆φq)
(3.16)
Substituting (3.16) into (3.10), the output of the phase shifter is:
Vo =
(
1√
2
GI e
jθ0 +
1√
2
GQ∆Gq e
j(θ0+90◦+∆φq)
)
Vi (3.17)
The Gain Error is found by dividing the magnitude of (3.17) with (3.12):
∆Go =
√
|G2I +G2Q∆G2qe2∆φq |
G2I +G
2
Q
(3.18)
Assuming that GI and GQ are chosen to provide constant gain (the unit circle condition
in (3.15)), then the overall gain error is:
∆Go =
√
|cos2(φ) + sin2(φ)∆G2qe2∆φq | (3.19)
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which varies depending on the desired phase angle. The Phase Error is found by first
expanding the exponential term in (3.17) as:
Vo =
(
GI −GQ∆Gqsin(∆φq) + jGQ∆Gqcos(∆φq)
)
1√
2
Vi e
jθ0 (3.20)
which is written as:
∆φo = tan
−1
(
GQ∆Gqcos(∆φq)
GI −GQ∆Gqsin(∆φq)
)
− φ (3.21)
Applying the unit circle condition (3.15):
∆φo = tan
−1
(
sin(φ)∆Gqcos(∆φq)
cos(φ)− sin(φ)∆Gqsin(∆φq)
)
− φ (3.22)
where φ is the desired phase. In implementation, the quadrature generator will have a
limited bandwidth over which it can provide a tolerable gain and phase error. For < 1
2
LSB
error in phase, the overall phase error of the phase shifter should be < 11◦ phase error in
the case of a 4-bit phase shifter and < 5◦ phase error in the case of a 5-bit phase shifter over
the entire bandwidth of interest. Figure 3.6 shows contours of the maximum phase error
in (3.22), as a function of the quadrature generator phase and gain error. For example, in
a 5-bit phase shifter, 1 dB of gain error can be tolerated if the phase error remains ≤ 2◦.
3.2.3 Generating 360◦ Phase Shift
The simplified architecture used thus far is only capable of 90◦ phase shift. To traverse the
whole unit circle, a simple modification is made by adding two more amplifiers in opposite
phase (Figure 3.7a). The added amplifiers are implemented as two additional sign bits to
select the quadrant in the unit circle. The gain and phase error analysis for the quadrature
generator remains the same in this configuration.
To minimize gain/phase errors between quadrants, it is desirable to implement all amplifiers
using the same architecture. Different configurations have been employed in past work to
implement the negative gain amplifiers, two of which were compared in [39]. In the fully
differential implementation(Figure 3.7b), the same amplifier is used, but the polarity of
the inputs are reversed.
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Figure 3.6: Maximum phase error contours as a function of the quadrature generator gain
error and phase error
3.3 20GHz 5-bit Vector-Sum Active Phase Shifter in
CMOS
In this section, a 20GHz 5-bit vector-sum phase shifter is designed in 65nm CMOS, using
the fully differential architecture described in Figure 3.7b. The phase shifter is required to
function with a 10% operating bandwidth. As with other components of the phased array,
power consumption is a crucial design factor. The 5-bit of phase shift is required to meet
< 30dB side lobe level (from (3.8)). Since the LNA has been designed to compensate over
15 dB of loss from the beam-forming network, power gain is not required, permitting very
low power design.
3.3.1 Quadrature Generator
RC Polyphase Filters
The quadrature generator is required to generate two pairs of differential quadrature out-
puts from a differential input. Two general implementations of the quadrature genera-
tors are RC-polyphase filters (PPF) and RLC-quadrature all-pass (QAF) Filters. The
polyphase filter has found extensive use in image reject receiver architectures[40].
The polyphase filter is built from RC-CR networks which outputs two voltages with phases
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Figure 3.7: 360◦ Vector-Sum Phase Shifter Implementation
45◦ and −45◦ apart at a center frequency [?]:
ωc =
1
RC
(3.23)
The schematic of the first-order polyphase filter is shown in (Figure 3.8a). This was
designed and simulated for fc = 20GHz. The quadrature phase error is plotted against
the operating frequency in Figure 3.8c which shows a very narrow operating bandwidth.
There is 3◦ of phase error at 1GHz offset, which, according to Figure 3.6, leaves very little
room for tolerance (in both phase and gain error). To increase the bandwidth, higher-order
polyphase filters can be implemented by cascading the first order networks. The second
order polyphase filter (Figure 3.8b) is simulated for 20GHz. The phase error plot in Figure
3.8d displays a larger operating bandwidth and less phase error.
The drawback with using higher order polyphase filter networks is the insertion loss that
comes with the cascaded resistors. Figure 3.8e and 3.8f show the insertion loss for the 1st
and 2nd order network, when terminated with 100Ω matched loads. The second order PPF
adds an additional 3 dB loss to the first order. Compensating this loss in the sub-VGA
stage may lead to an increase in the power consumption.
Quadrature All-Pass Filters
An alternative to the polyphase filter is the RLC quadrature all-pass filter (QAF)[36]. The
QAF schematic is drawn in Figure 3.9a and redrawn in Figure 3.9b to show the I and
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(R=71 Ω, C = 112 fF )
(f) Second-order PPF insertion loss
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Figure 3.8: Polyphase filter networks and frequency response
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Figure 3.9: Quadrature All-Pass Filter
Q differential network. To analyse this filter, consider the single-ended versions shown in
Figure 3.10a and 3.10b.
The open circuit voltage transfer function of the I network (Figure 3.10a) can be com-
puted as:
V −oI
Vin
= s
[
s+ R
L
s+ R
2L
(
1±
√
1− 4L
R2C
)]
(3.24)
Similarly for the Q network (Figure 3.10b):
V +oQ
Vin
=
R
L
[
s+ 1
CR
s+ R
2L
(
1±
√
1− 4L
R2C
)]
(3.25)
To obtain the condition over which there is a quadrature phase shift between Q and I the
overall transfer function between the outputs can be derived using (3.24) and (3.25):
V +oQ
V −oI
=
VoQ
Vin
Vin
VoI
=
R
sL
[
s+ 1
CR
s+ R
L
] (3.26)
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(a) Single-ended Q network
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(d) Reduced quadrature network
Figure 3.10: Quadrature all-pass filter network single-ended and differential schematic
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(a) Insertion loss (b) Phase error
Figure 3.11: Quadrature All-Pass Filter Frequency Response
The transfer function has one zero and two poles at the Left Half Plane and the origin.
Evaluating the angle of the transfer function:
θQ+,I− = tan
−1(ωRC)− tan−1
(
ω
R
L
)
− 90◦ (3.27)
If the pole and zero are placed together and generate 45◦ at ω = ωc, the outputs will be in
phase quadrature. The two conditions are thus:
R =
√
L
C
ωc =
1√
LC
(3.28)
Combining the single ended networks into a differential network, as shown in Figure 3.10c
provides the outputs V +I , V
−
I , V
+
Q and V
−
Q . However, if L and C are chosen as (3.28), then
at ωc the impedances of the inductor and capacitor are equal, i.e., XC = −XL. The L
and C in Figure 3.10c are thus redundant[36] and can be removed to form the reduced
schematic in Figure 3.10d.
The frequency response of a 20GHz quadrature all-pass filter is shown in Figure 3.11a-
3.11b using L=280 pH, C = 226 fF and R = 35Ω. It has half the phase error of the
second order polyphase filter at 2GHz bandwidth and more then 6 dB improvement in
the insertion loss. The drawback is in the quadrature gain error (between VI and VQ) which
was not present in the polyphase filter case.
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Load Capacitance Effect
The quadrature generator is connected to a set of variable gain amplifiers (sub-VGAs)
which, as will be shown in the next section, are implemented using common-source differential-
pair transistors. As a result, the quadrature filter sees a load capacitance, CL, from the
gate-source capacitance (Cgs) and Miller capacitance (Cgd(1− Av)) (Figure 3.12).
The impact of CL on the filter response depends on it’s value relative to C, which is
Vi+
Vi-
VI+
VQ+
VI-
VQ-
L
C 2R
CL
Figure 3.12: Quadrature filter with load capacitance
significant at 20GHz. It adds an additional pole in the frequency response [36], shifting
the filter’s response to lower frequencies and increasing the phase error at the required
band. This can be corrected by modifying the value of L and C to corrected the frequency
offset. As an example, when the filter is terminated by a 20 fF load, Figure 3.13a shows
that the center frequency of the response shifts to 18.5GHz. Thus, the load capacitance
causes a 1.5GHz shift in the centre frequency. To correct this, the filter center frequency
is adjusted to ω′c = ωc + 1.5GHz = 21.5GHz. The adjusted values, L
′ and C ′, are 257 pH
and 208 fF respectively. The phase-corrected filter response is now re-centred as shown in
Figure 3.14).
The gain error occurs because the load capacitance increases the loaded quality factor
(loaded-Q) of the I-network (in parallel with the R-C branch) and dampens the Quality
factor of the Q network (in parallel with the R-L branch). To rebalance the gain between
both branches, the final quadrature filter in Figure 3.15 is used. A resistor is added in series
with the inductor as shown, to dampen the loaded-Q of the I network without affecting
the Q network. The plots in Figure 3.16 are the corrected phase and gain error of the filter
when a 6Ω resistor is added in series with the inductor.
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CL=30 fF
CL=20 fF
CL=10 fF
CL=0 fF
(a) Phase Error
CL=30 fF
CL=20 fF
CL=10 fF
CL=0 fF
(b) Gain Error
Figure 3.13: Effect of Load Capacitance on the Filter Gain and Phase error [L = 280 pH, C = 220 fF ,
R = 35Ω]
(a) Phase error (b) Gain error
Figure 3.14: Filter gain and phase error after phase error correction with Cload = 20fF [L′ = 257 pH,
C ′ = 213 fF , R = 35Ω]
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Figure 3.15: Complete quadrature filter
3.3.2 Amplifier and Combiner Network
Using the model in Figure 3.7b, two pairs of identical differential variable gain amplifiers
are required for the I and Q network following the quadrature generator. Only one amplifier
in each pair is required to operate at any one time, depending on what quadrant of the
unit circle is required. The outputs from all four amplifiers are combined to one differential
signal. Figure 3.17 shows the implemented amplifier and combiner network. M1−2, M3−4,
M5−6 and M7−8 form four pairs of Gilbert amplifiers which employ current-mode combining
at the drains. M1−2 and M3−4 are the in-phase amplifiers, while M5−6 and M7−8 are the
quadrature-phase amplifiers. As illustrated in Figure 3.7b, the negative gain amplifiers are
implemented by connecting M3−4 and M7−8 pair in reverse.
To access all 4 quadrants of the unit circle, only one of the differential pairs is enabled at
a time. This is implemented by a switch at the tail source of each amplifier. BI controls
the switch at the tail source of the in-phase amplifiers (M9/M10) and BQ controls the
quadrature-phase (M11/M12). As an example, to access the first quadrant, the positive
amplifiers are switched on, thus M9 and M11 are connected to a bias voltage, VDAC,I and
VDAC,Q, while the negative amplifiers are switched off by grounding M10 and M12.
The gain of each amplifier is controlled by varying the bias voltages, VDAC,I and VDAC,Q.
All the amplifiers are current combined in a Gilbert cell topology at the source of M13−14,
which acts as a current buffer. M15−16 implements a single to differential current combiner
which combines at the drain of M14 to a matching circuit at the output. To analyse the
circuit, consider the simplified model in Figure 3.18 where the other differential pairs are
removed and the current buffer is replaced by an output resistive network. The current-
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(a) Phase error (b) Gain error
Figure 3.16: Filter gain and phase error after gain and phase error correction (Cload = 20fF ) [L′ =
257 pH, C ′ = 213 fF , R = 35Ω, Rc = 6Ω]
voltage relationship for the M1 MOSFET in saturation is given as:
ID,1 =
1
2
µncox
W
L
(VGS − VTH)2(1− λ(VDS − VD,sat)) (3.29)
The small signal transconductance as a function of a fixed drain current is computed as:
gm1 =
√
µncox
W
L
(1− λ(VDS − VD,sat))Itail,I (3.30)
which is also equal to the differential transconductance of the M1−2 pair. (3.30) shows that
the transconductance of a single differential pair can be regulated by varying the tail bias
current source.
Since the gilbert amplifier is a current combiner, the half-circuit current flowing into
the buffer pair is:
ID,buf = ID,1 + ID,5 (3.31)
The overall transconductance of the combined amplifier is:
Gm =
∂(ID,1 + ID,2)
∂VGS,1
= gm1 + gm5
=
√
µncox
W
L
(1− λ(VDS − VD,sat))
(√
Itail,I +
√
Itail,Q
) (3.32)
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Figure 3.17: Variable gain amplifier network
Using (3.32), the small signal output voltage at the amplifier load is:
vo =
√
keff
(
vi,I
√
Itail,I + vi,Q
√
Itail,Q
)
ZL (3.33)
where keff =
√
µncox
W
L
(1− λ(VDS − VD,sat)) and vi,I and vi,Q are the outputs of the
quadrature filter. Assuming that vi,Q = vi,Ie
j90◦ , the output can be expressed as
vo = vi
√
keff
(√
Itail,I + e
j90◦
√
Itail,Q
)
ZL (3.34)
The small signal voltage gain is computed as:
Av =
√
keff
(√
Itail,I + e
j90◦
√
Itail,Q
)
ZL (3.35)
From (3.35), the gain magnitude is equal to:
|Av| =
√
keffZL
√
Itail,I + Itail,Q (3.36)
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Figure 3.18: Simplified variable gain amplifier network
and the phase is:
∠Av = tan−1
(√
Itail,I
Itail,Q
)
(3.37)
The following conclusions can be made from (3.36) and (3.37):
1. The magnitude is proportional to the square root of the sum of the in-phase and
quadrature-phase tail current sources.
2. The magnitude is constant if Itail,T (= Itail,I + Itail,Q) is constant.
3. The phase varies as the inverse tangent of the square root of the current ratios. The
phase has a very non-linear variation with currents and will have to be corrected to
realise 5-bit accuracy.
The currents in the I and Q Gilbert networks are controlled by the voltages, VDAC,I and
VDAC,Q which are driven by current based digital-to-analog converts (current DACs). The
overall gain of the phase shifter can be increased by increasing the bias current (Itail) or
increasing the transistor W/L ratio. On the other hand, to minimize power consumption,
a low tail current is used, but this will have a direct impact on gain. A large W
L
ratio can
be used to increase the overall gain, but this will increase the capacitive loading effect at
the output of the quadrature generator.
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3.3.3 Current DAC
The current DAC is designed to enable 5-bit digital control of the phase shifts. It acts as a
current mirror to the Gilbert network, as such, the control bits need to be sized according
to the constraints in (3.36) and (3.37). A simplified schematic of the current DAC is shown
in Figure 3.19.
Figure 3.19: Current DAC (simplified schematic)
The PMOS current source, M3 generates a constant tail current source, IDAC,T . This is
split between the in-phase and quadrature-phase paths by an array of digitally controlled
PMOS transistors. Including the sign control, the function of the 6 control signals are
summarised:
1. BI and BQ are the sign control bits which selects the unit circle quadrant. They also
set the least significant phase setting within the quadrant of interest. This will be
explained in detail.
2. B1, B2, and B3 select the phase within any unit-circle quadrant with 3-bit precision
3. BC is a bit to correct the 1-bit phase. This will also be explained in detail.
The topology ensures that Itail,T , which mirrors to the Gilbert Amplifier, is constant,
keeping the gain after the buffer constant.
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Figure 3.20 is a graphical illustration of the digital control logic. The plot on the right is
the phase for the normalised in-phase tail current based on (3.37), where
Inormalisedtail,I =
Itail,I
Itail,T
(3.38)
The root-arc-tan function creates a non-linear mapping of the phase and DAC currents
as shown in Figure 3.20. The digital control logic is implemented to compensate for this
non-linearity.
A constant bias current is applied on both I and Q networks such that the minimum phase
shift on any quadrant is ∆φs
2
= 5.6◦ as opposed to 0◦. Thus, when switching between
adjacent quadrants using BI and BQ, there is also a ∆φs = 11.2
◦ shift in phase. Figure
3.20 illustrates this by showing the effect of switching BI from 0 to 1, which creates a phase
shift from 354.4◦ to 5.6◦
The transistor corresponding to the least significant bit is sized such that switching from
Figure 3.20: Current DAC digital phase control
the 000 state to 001 creates a phase shift from 5.6◦ to 16.9◦. However, the least significant
change in current required to create a phase shift from the 010 state to the 011 (28.1◦ →
39.4◦) state is much higher than the current required at the 000 state. For this additional
phase shift, a correction bit, BC , is added to B1, and is enabled at the 011 and 101 states.
The combinatorial logic is thus written as:
BC = B
′
3B2B1 +B3B
′
2B1 (3.39)
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which can also be implemented in AND-OR-INVERT (AOI) logic:
BC = (B
′
3B
′
2 +B3B2 +B
′
1)
′ (3.40)
The schematic of the combinatorial logic is shown in Figure 3.21.
Figure 3.21: AND-OR-INVERT implementation of BC
3.3.4 Complete Schematic, Simulation and Measurements
The schematic of the 20GHz active phase shifter is shown in Figure 3.22 (without the
biasing network). The circuit was realised on a TSMC 65nm CMOS process, and operates
on a 1.4V analog supply and a 1V digital supply. The phase shifter input is fully differ-
ential input signal and has a single-ended output. An input balun was not designed. A
differential-to-single-ended converter was implemented using a PMOS active load topol-
ogy which required a higher drain voltage. Other alternatives would have been a passive
balun, which requires more area, or an active balun, which increases the overall power
consumption.
The input and buffer transistors are implemented with 24 × 0.06µm transistors as a
compromise between the gain and capacitive loading. There is a 21 fF input capacitance
at the gate of each transistor, which loads each branch of the quadrature filter with 42fF .
The amplifiers are biased with 1.6mA for very low power with a gm of 15mA/V . The
quadrature filter is designed with L = 277 pH, R = 107 Ω, C = 135 fF and RL = 15 Ω.
All biasing circuits and current-DAC uses 0.8mA.
The chip was tested by on-wafer probing using the measurement configuration illus-
trated in Figure 3.23. Assigning Port 1 and 2 as the differential input signal, and port 3
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Figure 3.22: Phase shifter schematic
as a single-ended output. The 3-port scattering parameter (s-parameter) is converted to
an equivalent 2-port mixed-mode s-parameter using the equations [41]:
S11,dd =
S11 + S22 − S12 − S21
2
differential-mode input reflection (3.41)
S22,ss = S33 single ended output reflection (3.42)
S21,sd =
S31 − S32√
2
differential-mode to single-ended gain (3.43)
S21,sc =
S31 + S32√
2
common-mode to single-ended gain (3.44)
The phase characteristics are obtained from the differential-to-single-mode gain:
Φi = phase(S21,sd,i) For the i-th phase state (3.45)
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The phase performance is quantified using the rms-phase error defined as:
Φerrorrms =
√∑N
i (Φ
meas
i − Φideali )
N
∣∣∣∣∣
N=32
(3.46)
Finally, the Common-Mode Rejection ratio is calculated as:
CMRR =
Differential-Mode Gain
Common-Mode Gain
=
S21,sd
S21,sc
(3.47)
The measured phase performance of the phase shifter is summarised in Figure 3.25 and is
shown to achieve < 5.5◦ rms phase error between 19 and 21GHz. The phase shifter has a
12 dB insertion loss (Figure 3.26a) as a consequence of low operating power and loss in the
single-differential converter. There is 2 dB of gain variation (Figure 3.26b) over the 32 bit
states. Although low, it shows some asymmetry in the circuit from mismatch. The input
return loss is 10 dB on average and shows no variation with phase states. The Output
Return Loss shows some variation but overall is 10dB between 17GHz and 21GHz. There
is only 10dB of common-mode rejection which may need to be improved by redesigning
the tail source and/or implementing a balun. The results are summarised in Table 3.1.
DUT
Biasing and Ground
5-Bit Control Switches
Port 1
Port 2
To Network Analyzer
To Network Analyzer
GSGSG
Probe
GSG
Probe
DC Probes
DC Probes
Port 3
Figure 3.23: Differential to single-ended probe configuration
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Figure 3.24: Phase shifter chip micrograph. (0.6× 0.5mm2)
(a) Absolute phase response (b) Relative phase
(c) Phase error (d) RMS phase error
Figure 3.25: Phase shifter measured phase response for 32 States
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(a) Differential-mode Gain (b) Relative gain error
(c) Differential input reflection (d) Single-ended output reflection
(e) Common-mode gain (f) CMRR
Figure 3.26: Phase shifter gain and matching measurements for 32 states
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Table 3.1: Design and performance summary of the 20GHz phase shifter
Parameters Results
Design Summary Technology 65nm CMOS
Type Vector-Sum based
Die Area 500× 600µm2 (including pads)
Bits 5-bit (11.5◦ LSB)
Power Voltage 1.4V
Current 4mA (including biasing and DAC)
Power Consumption 5.6mW
Small-Signal Center Frequency 20GHz
Frequency Range 19− 21GHz
Differential Gain −12 dB (at 20GHz)
Input Return Loss > 10 dB
Output Return Loss > 10 dB
RMS Phase Error < 5.5◦
Gain Error < 2 dB
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Chapter 4
Variable Gain Amplifiers
4.1 Variable Gain Amplifier Requirements
4.1.1 Pattern Synthesis
An N -element antenna array with each element having a radiation pattern, f(θ, φ), gener-
ates a pattern which is the product of the elemental excitation and an array factor term,
AF :
F (θ, φ) =
e−jkR
R
f(θ, φ)
N∑
i
aie
jkri·R
=
e−jkR
R
f(θ, φ)AF (θ, φ)
(4.1)
The array-factor and element excitation form a discrete fourier transform(DFT) pair be-
tween the u-space and kx-space, where the element excitation coefficients are sampled
versions of a continuous source distribution at sampling intervals, dx. As long as the space
between element samples is < λ/2(λ is the wavelength in free-space), there would be no
grating lobes[6] and the pattern will be identical to the continuous distribution pattern.
These grating lobes are the images that appear due to spatial aliasing.
In array synthesis, the continuous element distribution is first derived from a desired ra-
diation pattern based on requirements such as the side-lobe level and beam-width. The
excitation coefficients are obtained by sampling the continuous distribution at spatial in-
tervals(ideally < λ/2). This section will briefly discuss pattern tapering and it’s effects on
the side-lobe level.
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4.1.2 Tapering and Dynamic Range
In low noise satellite receivers, the side-lobes have a detrimental effect on the (G/T) be-
cause these lobes pick up environmental noise and radiation around the antenna. From the
DFT relation, a uniformly distributed (rectangular) array (Figure 4.1a) has a sinc-squared
radiation pattern with the first side-lobe 13.2 dB below the main lobe [6].
”Window functions”, as used in signal processing, can be applied to the rectangular dis-
tribution to obtain lower side-lobes, at the cost of increasing the main beam-width. The
Dolph-Chebyshev array pattern (Figure 4.1c) uses an equi-ripple response, which yields
the smallest beam-width for a given side-lobe level. The disadvantage of this is that it
maintains a constant side-lobe level everywhere, making the antenna susceptible to noise
and interference.
Taylor[42] introduced a distribution which compromises between the beam-width and
side-lobe level offered by the Chebyshev distribution. It allows only a limited number
of equi-ripple side-lobes and attenuates the rest at the cost of an increased beam-width.
Figure 4.1c and 4.1e shows the radiation pattern for the 20-element array with a Chebyshev
and Taylor distribution for a 20 dB side-lobe level. Unlike the Chebyshev distribution, the
side-lobes decay with the angle from the main lobe. Taylor distribution is determined
first from the side-lobe level, R, which represents ratio of the main lobe and first side-lobe
peaks, from which the factor, A, is obtained as [43]:
A =
1
pi
cosh(R)−1 (4.2)
The number of equi-ripple side-lobes, n, is also specified. A smaller n means a faster side-
lobe decay rate, but leads to larger beam-width. Very small values of n ( n < 3) could also
lead to distortions in the side lobe pattern [10]. The normalised array coefficients required
to generate the taylor distribution is given as:
F (m,A, n) =
[(n− 1)!]2
(n− 1 +m)!(n− 1−m)!
n−1∏
n=1
(1− m
2
z2n
) (4.3)
where, zn are the zero location of the pattern:
zn = ±σ(A2 + (n− 1/2)2) 12 (4.4)
and σ, known as the dilation factor, is given as:
σ =
n
[A2 + (n− 1/2)2] 12 (4.5)
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(a) Rectangular current distribution (b) Radiation pattern
(c) Chebyshev current distribution (d) Radiation pattern
(e) Taylor current distribution (f) Radiation pattern
Figure 4.1: Tapered current distribution and the corresponding radiation pattern
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The dilation factor is responsible for broadening the main lobe. m = 0,±1,±2, ... are
indexes of the sample location spaced dx apart.
Tapering in the elemental excitation can be realized with variable gain amplifiers (VGA)
or variable attenuators (VA). One criteria in the VA/VGA design is the gain/loss dynamic
range. Figure 4.2 plots the normalised line source distribution required to realize radiation
patterns with different side-lobe levels in a 41 element array with 5 equi-ripple side-lobes.
Figure 4.2: Line source distribution for various side-lobe levels
The dynamic range is obtained from the difference between the centre element and
the edge element. For a 35 dB side-lobe level, the edge element is tapered by a factor
of 0.2 with reference to the centre element, thus a VGA/VA with 14 dB dynamic range
is required. Figure 4.3 plots the dynamic range against the required side-lobe level for a
normalised taylor distribution with n = 5.
4.2 Digitally Controlled Variable Gain Amplifiers
4.2.1 VGA Implementation in CMOS
Variable gain amplifiers can be implemented with either analog or digital gain control.
Analog VGAs output a continuous range of gain control given an analog input voltage or
current. Digital VGAs output quantized gain levels based on digital control bits. This am-
plitude quantization has an effect on the side-lobe level[34], but unlike phase quantization,
it is harder to define a closed form relation for non-uniform tapering. Refer to Appendix
C for more details on quantization effects. The digital gain control can be implemented
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Figure 4.3: Tapering dynamic range vs side-lobe level
as either linear-in-magnitude, or linear-in-decibels. Since the elemental tapering is deter-
mined by a ratio to a normalised amplitude level, a VGA with linear-in-dB gain control
will better utilize the full dynamic range.
The voltage gain of general amplifiers can be written as:
Av = gm,effrout (4.6)
where gm,eff and rout are the effective transconductance and intrinsic output resistance re-
spectively. VGAs are typically designed by varying one of these two parameters. Common
VGA topologies in CMOS include:
1. Variable load resistors[44] (Figure 4.4a)
2. Variable feedback factor (Figure 4.4b)
3. Current Steering / Current Bleeding topologies [45, 46] (Figure 4.4c)
Some important figure of merit depending on the topology used include:
1. Dynamic Range (Gain)
2. Bandwidth
3. Low phase variation
4. Low phase and group delay distortion
The current steering topology is very resistant to variations in phase and input return
loss, but has limited dynamic range. It should be noted that while phase variation over
a narrow bandwidth can be corrected by the phase shifter, it cannot correct phase errors
that change over the entire bandwidth.
69
M1
RF
VDD
(a)
Vi+
VDD
Vi-
+    Vo    -
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Vin
VDD
VDD
Vout
(c)
Figure 4.4: Typical VGA implementations
4.2.2 Current Steering VGA Analysis
Gain Variation
The current steering VGA is adapted from the cascode topology. Figure 4.5a is a simplified
schematic of the basic current steering VGA. The common-source transistor, M1 remains
the same as the cascode, while the common-gate transistor, M2, is paired with a current
bleeding transistor, M3. The total bias current flowing into the input transistor is the sum
of the current through the common gate and the current bleed transistor:
Ibias = Icg + Ibleed (4.7)
From the low noise amplifier chapter, the effective transconductance of the cascode is given
as:
gm,casc = gm1
(
1− 1
(gm2ro1 +
ro1
ro2
)( 1
1+jωCgs2ro1
)
)
(4.8)
The ( 1
1+jωCgs2ro1
) term is approximately unity below ωT . As an initial approximation,
assume that ro1 = ro2:
gm,casc = gm1
(
1− 1
(gm2ro1 + 1)
)
= gm1
(
1− 1(√
kn(
W
L
)2Icgro1 + 1
)) (4.9)
If M2 is switched off(i.e, Icg = 0), then gm2 = 0 and from (4.9), gm,casc = 0. If M2 is
in saturation, and gm2ro1 >> 1, then gm,casc ≈ gm1. This simple analysis shows that
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VDD
VDD
Vout
Icg
Ibleed
Ibias
Vctrl
Vctrl’
M1
M2
M3
(a) Schematic
R1
Ix
gm2Vgs2 R2
C1
-
Vgs2
+
Vx
(b) Cascode Output resistance
Figure 4.5: Analog current steering VGA schematic
by varying the transconductance of common-gate transistor through current steering, the
effective transconductance of the cascode can be controlled. The voltage gain is written
as:
Av = −gm,casc(Zo,casc||ZL) (4.10)
where Zo,casc is the intrinsic output impedance of the cascode given as:
Zo,casc =
Vx
Ix
= gm2Zo1Zo2 + Zo1 + Zo2 (4.11)
if Zo,casc >> ZL, then:
Av ≈ −gm,cascZL (4.12)
A variable gain amplifier with a constant input impedance can be realized by adjusting
Icg while keeping Ibias constant. This is implemented using the current bleeding transistor
which is biased in complement with the common-gate transistor such that, Icg + Ibleed, is
constant.
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Phase Variation
Although the input impedance remains constant, the phase variation in the current steering
VGA is due to changes in the complex impedance seen at the output node of the cascode.
The overall transconductance in (4.8) has little or no phase variation with gm2, thus:
φ = ∠(−gm,cascZout)
= 180 + tan−1(
Xout
Rout
)
(4.13)
The loaded output impedance of the current steering topology is:
Zout = Zo,casc||ZL (4.14)
where ZL is the impedance of the load and bias circuit. Zo,casc from (4.11) is given by
substituting Zo1 = Ro1|| 1jωC and Zo2 = Ro2:
Zo,casc =
Vx
Ix
= gm2Ro2
(
Ro1|| 1
jωC1
)
+
(
Ro1|| 1
jωC1
)
+Ro2 (4.15)
(4.15) shows that Zo,casc will show variations in complex impedance with gm2, leading to
phase variations in Zout. However, this can can be minimized if Zo,casc >> ZL,(making
Zout ≈ ZL) and using a purely resistive load.
4.2.3 10dB DR, 5-bit Digital VGA in 65nm CMOS
The design and sizing of the common-source and common-gate transistors follow a similar
procedure to the low noise amplifier (LNA) design. However, since the VGA is placed after
the LNA, the noise figure requirement is relaxed. Also recall that the LNA was designed
to have the receiver tolerate 15 dB noise figure from the beam-forming network. The VGA
is required for a Taylor distributed line source with > 25 dB side-lobe level (First SLL
requirement is > 20 dB). This corresponds to a 10 dB dynamic range. To achieve this
dynamic range, with less than 6◦ phase error (1
2
LSB phase shift) over a 10% bandwidth,
a resistive drain network is used to minimize the phase-frequency variation (Figure 4.6).
Real resistors might be impractical as a results of the voltage drop (depending on the drain
current used), hence, an active inductor is used to synthesize a resistive load.
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VDD
VDD
2nd Stage
M2
M3
OMNXin=0
Xin=0
Figure 4.6: Resistive drain network for low VGA phase-frequency variation
Active Inductor Load
The active inductor is a means of realizing an equivalent inductance using transistors. The
PMOS active inductor load is shown in Figure 4.7. The impedance can be written as (see
Appendix D for derivation):
Rin = Rf
ω2
ω2T
+
1
gmp
Xin =
ω
ωT
(
Rf − 1
gmp
) (4.16)
which is purely resistive if Rf =
1
gmp
. Also the active inductor is approximately real over
a wide frequency range(Figure 4.8) and bias conditions(Figure 4.9).
Linear-in-dB Digital Control Implementation
The digital control is implemented by using switched transistors to control the common-
gate and current bleeding transistor. Figure 4.10 is a simplified circuit implementation.
It consists of a constant bias transistor, M2 and a number of binary controlled switched
transistors with current bleeding complements. M2 is sized to conduct the minimum Icg
determined from the dynamic range, which in-turn is limited by the phase error of the
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VDD
Zin
Rf
(a) PMOS type
Cgs
gmVgs
roVgs
+
-
Vx
Ix
Rf
(b) PMOS type (small signal)
Figure 4.7: Active inductor load and small signal model
(a) Resistance (b) Reactance
Figure 4.8: Impedance of active inductor with 1gm = 50Ω
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Figure 4.9: Active inductor Rout, Xout [Rf = 400Ω, W = 50µm] at 20GHz
circuit (with the active inductor). Transistor M2 can be sized such that:
Icg,min =
WM2
Wcg,T
× Ibias (4.17)
where Wcg,T is the total width of all common-gate transistors. The digital control is imple-
Vin
Icg
Ibleed
Ibias
Vbias
M1
B0 B1
...
B0
B1
...
x1 x2
x1
x2
M2
ΔIcgIcg,min 2ΔIcg
Figure 4.10: Switched transistor implementation of the current steering VGA
mentation by switching between conducting transistors. The overall gm of the common-gate
stage can be written as:
gm,cg = gm2 +B0gm,b0 +B1gm,b1 + · · ·+BNgm,bN (4.18)
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where B0, · · · , BN are the binary control bits. By expanding the gm2 term in (4.9), (where
gm,cg = gm2):
gm,vga = gm1
(
(gm2 +B0gm,b0 +B1gm,b1 + · · ·+BNgm,bN)ro1
[(gm2 +B0gm,b0 +B1gm,b1 + · · ·+BNgm,bN)ro1 + 1]
)
(4.19)
Noting that the binary control sets BN = 0/1, it is possible to decompose the terms in the
parenthesis as an algebraic sum in the form:
gm,vga = gm1
(
K(gm1) +B0K(gm,b0) +B1K(gm,b1) + · · ·+BNK(gm,bN)
)
(4.20)
where K(gm1)+K(gm,b0)+ · · ·+K(gm,bN) ≤ 1. (4.20) presents the transconductance of the
VGA as a magnitude variation set by the control bits. The overall gain is approximately:
Av ≈ −gm,vgaZL (Zo,vga >> ZL) (4.21)
The transistors are sized such that each term, K(gm,bN), is a linear-in-dB variation in gain.
4.2.4 Complete Design, Simulation and Results
Schematic and Layout
The complete 5-bit two-stage VGA schematic is shown in Figure 4.11. The 10 dB dynamic
range is split between two stages. The first stage controls the lower 4-bits of digital gain
control with 5dB dynamic range, while the second stage controls the most significant bit
with 5 dB dynamic range. The unit cell transistor has a 2.1µm width and requires a 1V
gate bias. Thus, the VGA is compatible with digital logic. A 1.4V drain bias is required,
which is also compatible with the phase-shifter. The first stage is biased at a lower current
density for low noise and the second stage is biased at a higher current density for linearity.
The current bleeding transistors are terminated with a diode-connected PMOS transistor
which is matched to the active inductor of the common-gate transistors. This ensures that
the steered current matches the conducting current. Both stages use 4mA of bias current.
The complete layout with pads is shown in Figure 4.12
Simulation
The result from s-parameter simulation after extraction are plotted in Figure 4.13. The
two stage VGA has an overall voltage gain of 16 dB with 10 dB dynamic range and 5-
bit control (∆G = 0.3125 dB). There is > 10 dB return loss at the input over the 10%
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Figure 4.11: Two-stage current steering VGA schematic
bandwidth (19GHz − 21GHz), and the output shows > 11 dB over a wide range. The
active inductor, shows very little frequency variation as an output impedance. The overall
noise figure varies from 4.7 dB to 7.5 dB from the highest to the lowest gain setting.
The VGA achieves < 3◦ phase error over the required 2GHz bandwidth for the 32 phase
states.
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Figure 4.12: Current steering VGA layout
Table 4.1: VGA design and performance summary
Parameters Results
Design Summary Technology 65nm CMOS
Stages 2
Die Area 750× 550µm2 (with pads)
Bits 5-bit
Power Voltage 1.4V
Current 8mA (4mA Stage 1, 4mA stage 2)
Power Consumption 11.2mW
Small-Signal Center Frequency 20GHz
Frequency Range 19− 21GHz
Gain 6− 16 dB
Input Return Loss > 10 dB
Output Return Loss > 11 dB
Reverse Isolation > 50 dB
Noise Figure 4.8 dB − 7.5 dB
Phase Error < 3◦
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(a) Gain (b) Relative gain
(c) Input reflection (d) Output reflection
(e) Noise figure (f) Phase error
Figure 4.13: Simulated performance of the 5-bit 20GHz VGA
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Chapter 5
Single Channel System Analysis
5.1 System Overview
The single-channel receiver front-end module (FEM) is illustrated in Figure 5.1. It consists
of a pair of low noise amplifiers connected to a 90◦ hybrid coupler. A switch connects to one
of the two outputs of the coupler to the variable gain amplifier and outputs to the phase
shifter. To provide a fixed and stable bias, a bandgap voltage reference is also required.
Phase 
ShifterVGA
90° Hybrid
Low Noise 
Amplifiers
90
Switch
Bandgap 
Reference
Figure 5.1: Illustration of the single channel receiver
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90o Hybrid
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(a) RHCP
IN
0o
90o
90o Hybrid
Patch
LHCP
(b) LHCP
Figure 5.2: Dual-fed circularly polarised patch element
The hybrid coupler and switch are required to implement both left and right-hand
circular polarisation(CP). Circular polarisation is obtained by exciting two orthogonal
modes in the current distribution of the antenna element [47]. In microstrip antennas, this
can be achieved in two ways [47, 48]:
1. Singly-fed circular polarisation: The patch is perturbed to generate orthogonal eigen-
modes.
2. Dual-fed circular polarization: The patch is fed on perpendicular ends with quadra-
ture inputs.
The advantage of the singly-fed CP patch is the simplicity of the feed network, however,
with the dual-fed patch, it is possible to change the handedness of the radiation pattern.
The hybrid coupler implementation of the dual-fed CP patch in shown in Figure 5.2. By
switching between the input ports of the hybrid coupler, the phase relation of the output
fed to the patch can be reversed producing either a right-handed or left-handed circularly
polarised radiation pattern. The next few sections summarise the additional circuits of the
single channel receiver module.
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5.2 Quadrature (90o) Hybrid Coupler
5.2.1 Branch Line Coupler
In microwave network theory, the quadrature hybrid coupler is a directional coupler which
produces equal outputs with 90o phase difference. It is associated with the following s-
parameter matrix [49]:
[S] = − 1√
2

0 j 1 0
j 0 0 1
1 0 0 j
0 1 j 0
 (5.1)
where the output S21 =
−j√
2
and S31 =
−1√
2
are 90◦ out of phase with 3 dB power split.
The fourth port is the isolated port and S41 = 0 if all four ports are matched. The most
common implementation of the quadrature hybrid is the branch-line coupler (Figure 5.3).
λ/4 
λ/4 
Zo/ 2
Zo
Zo
Zo/ 2
Zo
Zo
Zo
Zo
1
4
2
3
Figure 5.3: Branch-line coupler microwave network
The branch line coupler is designed from quarter-wavelength segments with characteris-
tic impedances, Z0 and Z0/
√
2. All ports are impedance matched to the system impedance,
Z0 if terminated with Z0 loads.
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5.2.2 On-Chip Implementation of the Branch-Line Coupler
Theory and Implementation
Quadrature hybrids on IC’s have been designed using LC-based[50] and transformer-based
[51, 52] lumped element networks. A branch line coupler can be realised using pi or tee
lumped-element equivalent quarter-wave circuits[53](see Appendix E). As illustrated in
Figure 5.4, if the pi network is used, there will be redundant parallel elements which can
be absorbed, reducing the component count by 4.
Redundant 
Elements
Reduced 
Design
Figure 5.4: Branchline coupler based on lumped λ/4 networks and it’s reduced equivalent circuit
The implementation can use either series inductors and parallel capacitors, or series
capacitors and parallel inductors. As in the LNA matching network design, the quality
factor of components plays into the overall gain performance when used as either series or
parallel elements. For complex networks like these, the choice is best determined through
simulations. However, one disadvantage of using the inductor as a parallel element is the
possibility of coupling low frequency noise from the ground into the system. Considering
the use of inductors are used as series elements, two possible configurations are shown in
Figure 5.5a(type 1) and 5.5b (type 2). The s-parameter, gain imbalance and phase error
performance of the type 1 and type 2 coupler are compared in Figure 5.5c-5.5h.
Type 1 uses 4 series inductors and 4 parallel capacitors. The component values derived
from the quarter-wave elements (Appendix E) are computed as:
L1 =
Z0
ω0
√
2
L2 =
Z0
ω0
C1 =
√
2 + 1
Z0ω0
(5.2)
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This coupler shows superior performance in both gain imbalance and phase error with
bandwidth. The isolation and return loss have slightly narrower bandwidth compared to
type 2. Type 2 uses two inductors and three capacitors. The component values are given
as:
L1 =
Z0
ω0
√
2
C1 =
√
2− 1
Z0ω0
C2 =
1
Z0ω0
(5.3)
The shunt capacitor has a value, C1 =
√
2−1
ω0Z0
, which is 6 time smaller than the Type 1 shunt
capacitor. This type has very poor bandwidth performance in terms of gain imbalance,
higher phase error, but maintains superior return loss over a wide bandwidth.
20GHz Branch Line Coupler Simulation in CMOS 65nm
The poor bandwidth performance of the type-2 hybrid makes it unsuitable in this applica-
tion for circular polarisation . Type-1 is thus a preferred choice despite the larger footprint
and added minor due to the extra 2 inductors. The calculated values are L1 = 281 pH,
L2 = 398 pH and C = 384 fF . The branchline coupler schematic is shown in Figure 5.6a.
The inductors use 1.5 turns for layout convenience and are optimized to maximize the
quality factor. The values of the capacitors are changed to 400 fF to correct the center
frequency and bandwidth. The coupler was also designed on 130nm CMOS for the same
frequency and bandwidth. The layout is shown in Figure 5.6b and occupies a 350×500µm2
area.
The hybrid coupler simulation shows < 1 dB gain imbalance and < 2◦ phase error
between 19GHz and 21GHz.
5.3 High Isolation SPDT RF Switch
5.3.1 High Frequency CMOS Switches
In conjunction with the hybrid coupler, a single-pole double-throw (SPDT) switch is re-
quired to change the hand of polarisation. However, unlike power dividers, the hybrid
coupler’s ports are not isolated and requires all 4 ports to be impedance matched. This
implies that the through and isolated port of the switched are simultaneously matched to
50Ω. Consider the hybrid/switch implementation illustrated in Figure 5.7, where port 1 of
the switch is connected and Port 2 is isolated. The important metrics in the switch design
are:
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(a) Type 1 (b) Type 2
(c) S-Parameters (Type 1) (d) S-Parameters (Type 2)
(e) (f)
(g) (h)
Figure 5.5: Type 1 and 2 gain and phase response on a normalised frequency axis
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281 pH
1.5 Turns
18 um diameter
6 um width
281 pH
398 pH1.5 Turns
34 um diameter
6 um width
400 fF 400 fF
400 fF400 fF
398 pH
(a) Schematic (b) Layout (130nm CMOS process)
(c) Gain and Isolation (d) Gain imbalance
(e) Phase Error (f) Insersion loss
Figure 5.6: 20GHz hybrid coupler simulated performance on 65nm CMOS
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1. Low insertion loss (S31)
2. High isolation (−|S12(dB)|)
3. High input return loss(−|S11(dB)|)
4. High output return loss(−|S33(dB)|)
5. High isolated return loss(−|S22(dB)|)
IN
Hybrid
Return Loss
Return Loss
Isolation
Insertion 
Loss
RL
IN
1
2
3
Figure 5.7: Illustration of the switch requirements
A high frequency (tuned) switch is shown in Figure 5.8a[22]. Large resistors are placed
at the gate of the pass transistors to prevent the gate-to-source/drain capacitance from
shunting to the ground as shown in the small signal model (Figure 5.8b). Inductors L1
and L2 are placed in parallel to resonate with the capacitance of the switches(in their off
state) at the desired frequency given by:
L =
1
ω20CT
=
1
ω20(Csd +
CgsCgd
Cgs+Cgd
)
(5.4)
where CT is the total source to drain capacitance. At the resonance frequency, when the
transistor is on, the effect of the inductor and capacitor is negligible since it is in series
with a small on resistance. But when the transistor is off, the inductor forms a resonant
tank with the capacitor, creating a high impedance node and effectively isolating the input
and output. The same applies to the shunt transistor. Increasing the width of the pass
transistor will decrease the on resistance and decrease the inductance required for resonance
(because CT increases). Smaller inductance implies higher Q and smaller footprint. Since
RL loads the tank, ignoring the effect of RON , the bandwidth of the resonant switch is
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Vctrl
RL
RS
50Ω 
M1
M2
L2
L1
(a) RF matched switch
Roff
Ron
Csd
Cgs Cgd
RL
RS
Csd
Cgs
Cgd
L1
L2
50Ω 
(b) RF matched switch (small signal)
Figure 5.8: 20GHz Schematic RF Switch
estimated as:
F3dB ≈ 1
RLCT
= ω20
L
R
(5.5)
The minimum L (and maximum transistor size) is restricted by the bandwidth require-
ment. The 50Ω resistor placed across the shunt transistor provides impedance matching
to the input when the switch is turned off /isolated.
5.3.2 20GHz Tuned SPDT Switch in 65nm-CMOS
Figure 5.9 is the schematic of the 20GHz switch designed in 65nm CMOS. All transistors
have 180µm width and are of minimum length. The transistors are placed in isolated
wells which is biased to ground with a high valued resistor to reduce body leakage. 3-turn
inductors are used to tune the switch for isolation. The 50Ω resistors are implemented with
large salicided p+ poly-silicon resistors, for low sheet resistance and to minimize mismatch.
The results of s-parameter simulations for the switch are shown in Figure 5.10a-5.10d.
The simulations show < 1.2 dB insertion loss and > 25 dB isolation from 19−21GHz. All
three ports have > 20 dB return loss.
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Port 2
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*Salicided Poly
50Ω 
10kΩ 
10kΩ 
10kΩ 
10kΩ 
Transistors kept in 
isolated wells
Figure 5.9: 20GHz RF switch schematic in 65nm CMOS
5.4 Low Voltage (1.2V) Bandgap Reference
A voltage reference is required to generate the bias necessary to establish the operating
points of the circuits. The ideal bandgap reference can generate a fixed voltage/current
reference insensitive to process, voltage and temperature (PVT) of the environment. A
temperature independent reference is designed by combining the bias voltage/current of
a Proportional To Absolute Temperature Reference (PTAT) with a Complementary To
Absolute Temperature Reference (CTAT)[18].
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(a) Insertion Loss (b) Insertion Loss (18− 22GHz)
(c) Port 2-1/3-2 Isolation (d) 3-port Return Loss
Figure 5.10: S-parameter analysis of the 20GHz tuned switch
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5.4.1 Current Mode Bandgap Reference in CMOS
The standard voltage-mode bandgap reference generate an output voltage of 1.2V [18]
(bandgap voltage of silicon) to operate in CMOS technologies, which is equal to the tech-
nology limit in a 65nm process. It is however possible to synthesize a bandgap reference
with lower voltage using current-mode operation[54, 55]. The total bias current generated
at the output is the sum of a PTAT and CTAT reference[54]:
IT = IPTAT + ICTAT
=
1
LR
VBE,1 +
ln(K)
R
VT
(5.6)
where R and K are chosen for zero temperature coefficient at T0:
dIT
dT
∣∣∣∣
T=T0
=
1
LR
dVBE,1
dT
∣∣∣∣
T=T0
+
ln(K)
R
dVT
dT
∣∣∣∣
T=T0
= 0 (5.7)
The schematic of the 1.2V bandgap reference is shown in Figure 5.11. It is designed
to provide zero temperature coefficient at 40◦C. The required coefficients are K = 10 and
L = 6. The circuit generates a nominal 43µA bias current. The 27KΩ CTAT resistors
need to have very low temperature coefficient and may require off-chip implementation.
The start-up circuit (M3-M5) uses the M5 PMOS transistor to force a current through the
resistor/BJT network. M4 has a large VGS,(on) which turns off the M5 transistor during
normal operation. The Operational amplifier uses a simple two-stage self-biased topology.
It uses 20uA of current and generates 60 dB DC voltage gain.
The reference operates down to 1V (Figure 5.12a) and shows <0.1% variation up to 1.4V .
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(a) Bandgap Reference
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(b) Self-Biased Op-Amp
Figure 5.11: 1.2 V Bandgap reference circuit with self-biased Op-Amp
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(a) Ibias vs supply voltage (b) Ibias vs temperature
Figure 5.12: Bias current vs voltage and temperature
5.5 Single Channel Simulation and Performance
The frequency response, mismatch and phase variation of each component will affect the
performance of the full receiver. To validate the receiver performance, the designed com-
ponents need to be simulated and analysed as a complete system. The important metrics
in the single-channel phased array receiver are:
1. Gain
2. Cross polarisation
3. Noise Figure
4. Phase variation
5. Gain variation
6. Phase and gain Error
7. Input/Output return loss
5.5.1 Gain, Cross Polarisation
As mentioned at the start of this section, the hybrid coupler and switch are required
to generate circularly polarised radiation patterns. From reciprocity principle, the same
applies to antennas in receiving mode (Figure 5.13). Consider a right-handed circularly
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jEy
Patch
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34
(Ex-jEy)
0
Figure 5.13: Dual-fed antenna (receiving mode)
polarised incident wave:
Ei =
(aˆx + jaˆy)√
2
Ei (5.8)
Assuming all ports of the coupler are perfectly matched and the receiver is configured to
receive right handed circularly polarised signals, from (5.1), the voltage at Port 2 of the
coupler is given as:
V2 = S21V
+
1 + S31V
+
4
= −j 1√
2
(V +1 − jV +4 )
(5.9)
The circularly polarised antenna, connected to ports 1 and 4, will receive two orthogonal
signals such that:
V1 =
aˆx√
2
Ei · aˆxle = Eile
V4 = j
aˆy√
2
Ei · aˆyle = jEile
(5.10)
le is the vector effective length of the patch antenna at the orthogonal mode. Using (5.9)
and (5.10), the output at port 2 is:
V2 = −j 1
2
(Eile − j(jEile))
= −j(Ei · le)
(5.11)
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If the same analysis is repeated at port 3:
V3 = −11
2
(Eile + j(jEile))
= 0
(5.12)
Thus, with ideal components, no signal power is lost to port 3 and the polarisation loss
ratio (PLR) will be 0 dB. However, for the receiver in consideration, various factors will
affect the polarisation purity, mainly:
• Coupler Phase Error
• Coupler Gain Error
• Switch Isolation
• LNA/VGA Mismatch at Coupler and Switch Ports
It is possible to decompose the received signal into two orthogonal vectors. The signal
vector received from the desired polarisation content is known as the co-polarisation(co-
pol), while the orthogonal unwanted signal is the cross-polarisation(cross-pol) [6]. To
verify the receiver’s polarisation performance, the simulation test environment illustrated
in Figure 5.14 uses an ideal quadrature coupler to generate two outputs 90◦ apart to
represent an ideal circularly polarised signal. The receiver is configured for a particular
hand of polarisation.
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Ideal Hybrid
0o
90o
Co-pol
Figure 5.14: Co-polaristion and cross-polarisation gain simulation
The simulation is run with the coupler connected to the two LNA inputs to generate
a right-hand polarised signal for the co-pol simulation. The leads are then switched to
generate a left-hand polarised signal for the cross-pol simulation. The overall gain from each
test will represent the co-pol gain and cross-pol gain respectively. The cross-polarisation
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Figure 5.15: System analysis in Cadence R© design environment
discrimination is defined as:
XPD(dB) = Gco−pol(dB)−Gx−pol(dB) (5.13)
and is related to the axial ratio as:
XPD(dB) = 20log
(
AR + 1
AR− 1
)
(5.14)
From Figure 5.16, the receiver shows 37 dB gain for the co-pol and 12 dB gain for
cross-pol which is equal to 25 dB cross-polarisation discrimination or 1 dB axial ratio.
5.5.2 Gain, Noise Figure and Phase Error with Variable Gain
Settings
The simulated system response to different VGA settings are shown in Figures 5.17. The
receiver shows 10.5 dB of gain variation for the 32 states and < 5◦ of error from 19GHz
to 21GHz. The overall noise figure at the highest gain settings is 2.55 dB and increases to
only 2.62 dB at the lowest gain settings. This shows that the effect of losses (and tapering)
has been minimized due the low noise amplifier gain. The variable gain amplifier however,
shows a large phase error when the second stage (5 dB) is switched. This phase error is
most likely due to the mismatch with the phase shifter input impedance. Thus, the VGA
may require a buffer stage to mitigate this phase error.
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Figure 5.16: Co-polarisation and cross-polarisation gain
5.5.3 Gain, Phase Variation with Phase Shifter Settings
The simulated system response to different phase shifter settings are shown in Figures
5.17. There is 2.5 dB gain variation with the 32 phase shifter settings which is a 0.5 dB
increase from the standalone measurement. This is also a possible effect of mismatch, and
will require further study prior to the balun design.
5.6 Summary and Conclusion
A single channel receiver was simulated in the Cadence R© design environment. The receiver
chain has two low noise amplifiers connected to a hybrid coupler and switch to generate a
circularly polarised radiation pattern with two hands of polarisation. A 5-bit variable gain
amplifier following the switch provides tapering to the array pattern and the 5-bit phase
shifter enables beam-steering. The simulated receiver gain was 37 dB with < 2 dB variation
with phase within a 2GHz bandwidth. The hybrid coupler and switch enabled 27 dB of
cross-pol discrimination. The VGAs has a 10 dB dynamic range and 5-bit resolution. An
overall noise figure of 2.5 dB was simulated at the highest gain setting and 2.7 dB at the
lowest gain setting. The phase shifter achieved full 360◦ digital phase variation with < 5.5◦
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(a) Gain
(b) Noise figure
(c) Noise figure
Figure 5.17: Gain, noise figure and phase variation with 32 gain states
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(a) Gain variation
(b) Relative phase shift
Figure 5.18: Gain and phase variation with 32 phase states
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rms phase error, < 2 dB gain error with 5-Bit resolution.
The results are summarised in Table 5.1
100
Table 5.1: Summary of system simulation and performance
Parameters Results
Design Summary Technology 65nm CMOS
Stages 2
Voltage 1.2V (LNA), 1.4V (VGA & PS)
Power Consumption 23.8mW
Small-Signal Center Frequency 20GHz
Frequency Range 19− 21GHz
Gain (Co-pol) 37 dB
Cross-Pol Discrimination 25 dB
Axial Ratio 1 dB
Input Return Loss > 10 dB
Output Return Loss > 15 dB
Noise Figure 2.5 dB − 2.7 dB
Phase Resolution 5 bit
RMS Phase Error (Phase Shifter) < 5.5◦
Gain Resolution 5-Bit
Dynamic Range 10 dB
Phase Error (Gain Variation) < 5◦
Large Signal Input P − 1dB −29 dBm
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Chapter 6
Conclusion
6.1 Summary and Conclusion
The design of phased-array active antennas involves an intricate translation of antenna
specifications to circuit requirements. Active antennas for satellite applications require
100s to 1000s of transmitter/receiver modules with independent phase shifting and tapering
capabilities. Cost and power consumption are critical as a result of the large component
count. This thesis demonstrated integrated circuit design principles that translate system
level parameters and specifications to silicon level design. The thesis covered critical circuit
blocks in a 20GHz receiver module which include a low-noise amplifier, phase shifter,
variable-gain amplifier, hybrid coupler, switch and bandgap reference with a consistent
focus on meeting the system level specification. All designs, simulations and fabricated
samples were done on TSMC-65nm CMOS technology.
The two-stage low noise amplifiers designed showed a peak gain of 29 dB and more than
10% bandwidth. Close agreement between simulation and measurement demonstrated
the accuracy of the EM-simulated interconnects. The amplifier showed a simulated noise
figure of 2.6 dB and required only 7mW of power at 1.2V bias. The phase shifter was
also designed and fabricated. It operates on the principle of vector modulation and uses
current-DACs for digital control. A 5-bit digital control mechanism was developed which
enables true 5-bit digital control. The measured device showed 2 dB gain variation, < 5.5◦
rms phase error and requires 5.6mW of power. A digital control variable gain amplifier
design was also demonstrated which uses an active load to achieve low phase error and
wide band resistive matching. The digital VGA operates on the current steering principle
102
and implements switched transistors for digital gain control. It achieves 10 dB dynamic
range with a digital 5-bit resolution.
The hybrid coupler and switch were designed and simulated at the schematic level
to implement right/left-hand circular polarisation. The simulation of the hybrid coupler
showed < 1.2 dB gain imbalance between the output ports and < 2◦ phase error between
19GHz and 21GHz. The switch simulation results also show < 1.2 dB insertion loss and
> 25 dB port-port isolation between 19GHz and 21GHz. A bandgap reference circuit
design was finally investigated which can produce a temperature independent reference
current with as low as 1V bias.
The single channel receiver module was finally simulated to study the single channel
performance. An overall peak gain of 37 dB was simulated with 25 dB cross-pol discrimi-
nation, which would produce a radiation pattern with 1 dB axial ratio if used with an ideal
antenna. The lowest overall noise figure was 2.5 dB which is less than the single-ended
since two LNAs are combined in quadrature. The receiver has a gain variable from 27 dB
to 37 dB, with a 360◦ variable phase shift, both with 5-bit digital control.
Critical specifications were derived from the system-level requirements. This ensures
that the individual components can be optimally designed to meet the system specifica-
tions.
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6.2 Summary of Future Work
6.2.1 Complete Receiver MMIC
While major the receiver components were investigated, only the LNA and phase shifter
have been fabricated. The future development of the phase array receiver will involve:
• Fabrication and testing of the variable-gain amplifier
• Layout, fabrication and testing of the hybrid coupler, switch and bandgap reference
circuit
• Design, layout and fabrication of the complete single-channel receiver module.
The reciever MMIC is a single channel on-chip and will connect to multiple dual-fed circu-
larly polarised antennas. The block diagram of the proposed receiver MMIC is shown in
Figure 6.1.
Phase 
ShifterVGA
90° Hybrid
Low Noise 
Amplifiers
90
Switch
Figure 6.1: Receiver MMIC block diagram
6.2.2 Complete Transmitter MMIC
In conjunction with the receiver development, the transmitter is still under research and
development. Required transmitter components are the:
104
• Power amplifier
• Driver
• Analog phase shifter
• Digital control variable-gain amplifier
The transmitter MMIC is a four-channel transmitter chain with independent analog
phase shifters and gain control. Figure 6.2 illustrates the proposed four channel transmitter
MMIC.
4-Channel Integrated 
Phased Array Transmitter 
Figure 6.2: Transmitter MMIC block diagram
6.2.3 Antenna Module
The antenna module is a subarray antenna which will form part of a modular phased array
antenna. The antenna will consist of a number of antenna modules connected together
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by a feed network. The antenna modules incorporate the receiver/transmitter MMICs
connected to patch antennas. A single module may have 4× 4, 8× 8 or 16× 16 depending
on the number of antennas required and the complexity of the feed-network. The antenna
module is illustrated in Figure 6.3.
Printed Circuit Board
Flip-Chip
Patch 
Antenna
MMIC
To Combiner 
Network
CPW
Figure 6.3: Single array module
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Appendix A
Noise and Power Specifications
A.0.4 Power Specification
Figure A.1 is a model for the satellite uplink. The transmitter/amplifier is usually com-
Figure A.1: Satellite Uplink Model
posed of a number of subcomponents such as modulators, mixers, oscillators and power
amplifiers. For uplink budget analysis, it is modelled as a single signal amplifier. The
power amplifier (usually the last component or placed before a filter), is designed to out-
put the signal at a given output power level, PT .
If the antenna is assumed to radiate the power radially in all directions (an isotropic ra-
diator), then the power flux density is defined as the incident power per unit area at a
distance, d, from the antenna surface, given as:
W0 =
PT
4pid2
W /m2 (A.1)
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Actual antennas are not isotropic, but radiate the same amount of power over a smaller
area. Since the integrated power must remain the same, the transmitting antenna power
flux density is higher and is given as:
Wt =
PTGT
4pid2
W /m2 (A.2)
GT is referred to as the Antenna Gain. It is a measure of the increased power density
compared to an isotropic radiator. In the above calculation, the antenna gain is assumed
to be constant over it’s solid angle, but in reality, it is a function of the elevation and
azimuth angle, described using the Gain function, G(θ, φ).
The product of the output power and antenna gain is the effective isotropic radiated power:
EIRP = PT ×GT (A.3)
It is the equivalent input power an isotropic antenna would need to achieve the same power
density as the actual antenna with a gain, GT . The flux density is the power radiated per
unit area, expressed as:
Wt =
EIRP
4pid2
W /m2 (A.4)
The receiving antenna of the satellite has an equivalent effective area or antenna aperture,
Aeff . In antenna theory, the receiving mode aperture area, Aeff can be related to the
antenna gain, GR by the equation:
Aeff =
λ2
4pi
GR (A.5)
Given the flux density, the total received power at the satellite is written as:
PR = WtAeff (A.6)
Substituting Equation (A.4), (A.5) in (A.6), the received power at the satellite is:
PR = GRGTPT
(
λ
4pid
)2
(A.7)
The last term in the (A.7), when inverted, is called the free-space path loss:
Lf =
(
4pid
λ
)2
(A.8)
109
and it represents the power loss of the received signal solely due to the spherical wave
nature of the transmitted signal in free-space. Other sources of path loss (rain fading,
multipath,etc.) are added to the free-space path loss to give the path loss. It is common
to represent the received power in decibel Watts (dBW):
PR[dBW ] = GR[dB] + EIRP [dBW ]− 20log10
(
4pid
λ
)
(A.9)
A.0.5 Noise Specification
Any signal propagating through a channel with a physical temperature, Tp, will be cor-
rupted by thermal noise generated by random motions of charges in a medium. At radio
frequency, thermal noise has a flat power spectral density, kT W/Hz, so the total noise
power over a bandwidth, B, is given as:
PN = kTB Watts (A.10)
k, is Boltzmann’s constant, 1.38× 10−23 J/K , and T can either the physical temperature
of the channel or an equivalent Noise Temperature. The equivalent noise temperature of a
device is the physical temperature an equivalent resistor will require to generate the same
noise power in (A.10) as the device. The downlink model in Figure A.2 illustrates important
receiver components and their noise contributions. Antenna noise is associated with an
Figure A.2: Satellite Downlink Model
antenna temperature Ta, and characterizes the received signal noise from galactic and earth
radiation in free space. The antenna is connected to a receiver by an antenna feed which
has an equivalent temperature, Tf , due to transmission line loss (α Np/m). The receiver
is composed of a number of components (low noise amplifiers, mixers, modulators,...) and
has an equivalent noise temperature, Te, resulting from noise generated from passive losses,
active components, and radiation.
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It can be shown that the overall noise temperature or system noise temperature, in terms
of noise temperature is equal to[3]:
Ts = αTa + (1− α)Tf + Te (A.11)
Using equation (A.10) and (A.11), the overall noise power at the output of the receiver is
given as:
PN = kTsB W (A.12)
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Appendix B
Common Source Amplifier
Impedance
Consider the common-source amplifier in Figure B.1a, connected to an arbitrary load
impedance, ZL. The small signal equivalent circuit in Figure B.1b consists of a gate-source
capacitance (Cgs) and gate-drain capacitance as dominant parasitic elements.
The input admittance is can be obtained by summing the admittances of the two current
paths, igs, ids. The input admittance is given as:
Yin = ωCgd(ωCgdRL −XLgm) + jωCgs + jωCgd(1 + gmRL + ωCgdXL) (B.1)
M1
ZL
Yin
Rs
(a) Schematic
Yin
Rs
ZLCgs
Cgd
gmVgs
roVgs
+
-
(b) Small Signal
Figure B.1: Common Source Amplifier
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where ZL = RL + jXL. Expressing (B.1) in terms of the Conductance:
Gin = ω
2C2gdRL
(
1− XL
RL
gm
ωCgd
)
Gin = ω
2C2gdRL
(
1−QL gm
ωCgd
) (B.2)
and susceptance:
Bin = ωCgs + ωCgd(1 + gmRL + ωCgdXL) (B.3)
(B.2) shows that the input conductance becomes negative for loads that are predominantly
inductive with high quality factor (QL). So how does this affect the common source
amplifier? Consider the LNA configuration which uses the inductor, LB, as a bias feed and
drives a load, R′L. Assuming RL = ro||R′L:
M1
Yin
Rs
VDD
ZL
LB
RL’
Figure B.2: Simple common-source LNA configuration
ZL = jωLB||RL
=
w2LBR
2
L + jωLBR
2
L
R2 + ω2L2B
(B.4)
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Mapping the parallel load to series resistance and reactance; RL → ω
2L2BRL
R2+ω2L2B
and XL →
ωLBR
2
R2+ω2L2B
, the Quality Factor is obtained:
QL =
XL
RL
=
R
ωL
(B.5)
Substitute (B.5) into (B.2):
Gin = ω
2C2gd
ω2L2BRL
R2 + ω2L2B
(
1− R
2
L
LB
gm
ω2Cgd
)
Gin = C
2
gdRL
ω2L2BRL
R2 + ω2L2B
(
ω2 − R
2
L
LB
gm
Cgd
) (B.6)
The scaling term outside the braces is positive for all frequencies, (B.6) reveals the stability
problem with the common source configuration:
1. The amplifier becomes unstable (negative conductance) at frequencies below ω <√
R2L
LB
ωT .
2. Biasing at higher transconductance increases the frequency of instability.
3. Transistors with higher parasitic feedback (Cgd) are more stable.
Figure (B.3a) is a plot of the input and output conductance/susceptance for an Lbias =
1nH and RL = 50Ω. As gm increases the frequency of oscillation reaches 21GHz. The
output conductance and susceptance are also plotted in Figure B.3b which does not show
negative impedance and has very wideband frequency response. The stability of the output
can be understood by considering that the loopgain through the feedthrough capacitor, Cgd,
is very small, so ro dominates.
To conclude this stability study, we consider some ways to stabilize the common source
configuration. Recall the expression for the input conductance, (B.2):
Gin = ω
2C2gdRL
(
1−QL gm
ωCgd
)
(B.7)
It relates the frequency of instability to the series quality factor of the load (for inductive
loads). More specifically, the device will oscillate for frequencies, ω < QL
gm
Cgd
. Without
lowering the transconductance, one way to improve the stability may be to add a feed-
back capacitance, CF (Figure B.4a . This will increase the effective gate to drain capacitor
(Cgd → Cgd +CF ) in B.7 and lower the unstable frequency band. The disadvantage is that
it severely lowers the transistor fT , and is commonly used in low frequency amplifiers.
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(a) Input
(b) Output
Figure B.3: Input and Output Conductance(Solid) / Susceptance(Dashed) of the Common Source Am-
plifier with LB = 1nH and R
′
L = 50Ω
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Another method is to add a low frequency de-Q-ing network. Figure B.4c is an implemen-
tation presented by Cripps[56] for stabilizing power amplifier bias networks. LB2 and RB
form a low Q bias feed and is added in series to the high frequency bias feed, LB1. CB1 is
large enough to create a short for high frequencies, but small enough to pass unstable low
frequency components into the low-Q network and dampen the response. This method can
be applied when operating devices at frequencies closer to the transistor’s fT . The cascode
configuration (Figure B.4e) is the most widely used. The common-gate transistor acts as
a buffer to the common-source, and increases it’s isolation from the load. It also presents
a resistive load which stabilizes the transistor. The drawback is the added noise presented
by the common-gate transistor.
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M1
Yin
Rs
VDD
ZL
LB
RL’
CF
(a) Capacitor feed-back (b) Admittance [LB = 1nH, CF = 40 fF ]
M1
Yin
Rs
VDD
ZL
LB1
RL’
Low Frequency
De-Q
Network
High Frequency
Bias Feed 
LB2 RB
CB1
CB2
(c) Low frequency de-q network
(d) Admittance [LB1 = 0.88nH, LB2 = 10nH,
CB1 = 180 fF , CB2 = 1 pF ]
M1
Yin
Rs
VDD
ZL
LB
RL’
(e) Cascoding (f) Admittance [LB = 1nH]
Figure B.4: Common source load configurations
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Appendix C
Effect of Amplitude Quantization
As in the case of phase shifters, VGAs and VAs can also be implemented with analog
or digital control. The digitally controled VGAs/VAs will have quantized gain/loss levels
determined over some dynamic range. Similar to phase quantization effects, tapering quan-
tization and was shown to lead to ”quantization lobes” in the visible band. Mailloux[34]
analysed the effect of amplitude quantization as sub-arrays in the current distribution. He
showed that the sub-arrays produce quantization lobes with a normalised power computed
as:
PQL =
B2b
M2m2sin2(pip/M)
(C.1)
where M is the number of elements in the sub-array, m is the number of sub-arrays and
Bb is the beam broadening factor defined as the ratio of the beamwidth of the tapered
pattern to a uniform pattern. (C.1) assumes that the amplitude distribution has regular
sub-arrays, which applies to triangular type distribution, but Chebyshev and Taylor type
distribution have irregular sub-arrays and typically don’t generate quantization lobes. The
amplitude quantization in this case tends to create dominant sub-arrays at the centre with
a quantized amplitude distribution which shapes the original pattern with a sinc distribu-
tion.
To illustrate this, Figure C.1b shows a 3-bit quantized element distribution for a 21-element
array employing taylor distribution with 30 dB sidelobe level. The quantized centre ele-
ments form a 7-element rectangular array which shapes the original radiation pattern with
a sinc pattern as shown in Figure C.1a. The result is a radiation pattern with 22 dB side-
lobe level and spurious side-lobes in the visible region corresponding to the sidelobes of the
7-element sinc distribution. The irregularity of the sub-arrays makes it difficult to find an
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(a) Nominal and quantized radiation pattern
(b) Nominal and quantized amplitude distribution
Figure C.1: Radiation Pattern and Element Tapering for a 21-element array, employing Taylor dis-
tributed tapering with 30 dB sidelobe level
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appropriate closed form bound to the number bits required and thus should be determined
from array factor simulations.
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Appendix D
Active Inductor
The PMOS and NMOS implementations of the active inductor load are shown in Figure
D.1a and D.1b.
To see how the active inductor can be used to realise a wideband resistive load, consider
the small signal representation in Figure D.1c where the effect of Cgd is ignored. To analyse
the equivalent input impedance, ignore ro and apply the test current and voltage:
Zin =
Vx
Ix
=
Rf +
1
jωCgs
gm
jωCgs
+ 1
=
Rf +
1
jωCgs
ωT
jω
+ 1
=
(Rf +
ωT
ω2Cgs
) + j(
RfωT
ω
− 1
ωCgs
)
ω2T
ω2
+ 1
(D.1)
Assuming
ω2T
ω2
>> 1:
Zin =
Vx
Ix
=
(
Rfω
2
ω2T
+
1
ωTCgs
)
+ j
ω
ωT
(
Rf +
1
ωTCgs
)
(D.2)
The real and imaginary part can be written as:
Rin = Rf
ω2
ω2T
+
1
gm
Xin =
ω
ωT
(
Rf − 1
gm
) (D.3)
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VDD
Zin
Rf
(a) PMOS type
VDD
Zin
(b) NMOS type
Cgs
gmVgs
roVgs
+
-
Vx
Ix
Rf
(c) PMOS Type (small signal)
ro
Zin
m
2
T
2
f
g
1
R 











 m
F
T g
1
R
1
(d) Input impedance
Figure D.1: Active inductor load implementation
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The equivalent impedance circuit of the active inductor in Figure D.1d consists of a lossy
R-L circuit provided Rf >
1
gm
. If Rf =
1
gm
, the active inductor becomes purely resistive
over a wide frequency range (frequency independent Leff ).
Rin =
1
gm
(
1 +
ω2
ω2T
)
||ro ≈ 1
gm
||ro
Xin = 0
(D.4)
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Appendix E
Quarter-Wave Length
Implementation
At the k and ka band of frequencies, Quarter-Wave length lines are between 2.5mm and
5mm in physical length, which is normally not feasible for on-chip implementations. How-
ever, the quarter-wave length line can be synthesized using lumped-element equivalent
networks [53]. Consider the distributed and lumped circuit in Figure E.1. The ABCD
parameters of the distributed circuit is given as [53]:
[ABCD]TL =
[
cos(θ) jZ0sin(θ)
jsin(θ)/Z0 cos(θ)
]
(E.1)
ϴ=λ/4
I1 I2
+
V1
-
+
V2
-
(a) Distributed
I1 I2
+
V1
-
+
V2
-
L
C C
(b) Lumped equivalent
Figure E.1: Quarter-wave length networks
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LC C
(a)
L
C
L
(b)
L
C
L
(c)
L
CC
(d)
Figure E.2: Lumped element equivalent quarter-wave length networks
for the LC equivalent network:
[ABCD]LC =
[
1− ω2LC jωL
jωC(2− ω2LC) 1− ω2LC
]
(E.2)
At a centre frequency, ω = ω0, where θ = pi/2, the ABCD parameters of the distributed
network is related to the lumped element equivalent as:
ω0 =
1√
LC
Z0 = ω0L =
1
ω0C
(E.3)
Using (E.3), it is possible to synthesize quarter-wave length lines with Lumped elements
given the center frequency ω0, and system impedance Z0. The formulation is applicable to
four LC configurations shown in Figure E.2
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